EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8162ZV72CGC-250

Description
18Mb Pipelined and Flow Through Synchronous NBT SRAM
Categorystorage    storage   
File Size762KB,27 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS8162ZV72CGC-250 Overview

18Mb Pipelined and Flow Through Synchronous NBT SRAM

GS8162ZV72CGC-250 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts209
Reach Compliance Codecompli
ECCN code3A991.B.2.B
Maximum access time5.5 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B209
JESD-609 codee1
length22 mm
memory density18874368 bi
Memory IC TypeZBT SRAM
memory width72
Humidity sensitivity level3
Number of functions1
Number of terminals209
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX72
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)2 V
Minimum supply voltage (Vsup)1.6 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
Preliminary
GS8162ZV72CC-333/300/250/200/150
209-Bump BGA
Commercial Temp
Industrial Temp
Features
• NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM™, NoBL™ and
ZBT™ SRAMs
• 1.8 V +10%/–10% core power supply
• 1.8 V I/O supply
• User-configurable Pipeline and Flow Through mode
• ZQ mode pin for user-selectable high/low output drive
• IEEE 1149.1 JTAG-compatible Boundary Scan
• On-chip write parity checking; even or odd selectable
• On-chip parity encoding and error detection
• LBO pin for Linear or Interleave Burst mode
• Pin-compatible with 2M, 4M, and 8M devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ Pin for automatic power-down
• JEDEC-standard 209-Bump BGA package
• Pb-Free 209-Bump BGA package available
18Mb Pipelined and Flow Through
Synchronous NBT SRAM
333 MHz–150 MHz
1.8 V V
DD
1.8 V I/O
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8162ZV72CC may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising edge triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8162ZV72CC is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 209-bump BGA package.
Functional Description
The GS8162ZV72CC is an 18Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
-333
Pipeline
3-1-1-1
Flow Through
2-1-1-1
t
KQ
tCycle
Curr
t
KQ
tCycle
Curr
2.8
3.0
545
4.5
4.5
380
Parameter Synopsis
-300
2.8
3.3
495
5.0
5.0
345
-250
3.0
4.0
425
5.5
5.5
315
-200
3.0
5.0
345
6.5
6.5
275
-150
3.8
6.7
270
7.5
7.5
250
Unit
ns
ns
mA
ns
ns
mA
Rev: 1.01a 2/2006
1/27
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
【R7F0C809】Finally found the routine and it runs smoothly!
[i=s]This post was last edited by 770781327 on 2015-8-17 21:58[/i] This is my first time using RENESAS chips. I slowly figured it out. Since the CD contains only IDE and emulator drivers, I installed ...
770781327 Renesas Electronics MCUs
A small problem with the FFT program
To do an FFT experiment, there is a program as follows:/*Construct the sequence to be used for FFT, in the order of real part 0, imaginary part 0, real part 1, imaginary part 1..., the imaginary part ...
xuyuc DSP and ARM Processors
What is IoT technology?
What is IoT technology?IoT is like establishing communication between interconnected computing mechanical devices that can transmit data through the internet and respond accordingly in a world where h...
btty038 RF/Wirelessly
Printing on SMD transistors (comparison table with real names)
Printing on the SMD transistor ( comparison table with the real name ) Model Type Engraving ------------------- 3906 PNP type ZAA 3904 NPN type ZC 8050 NPN type 1AM 8550 PNP type2APrinting Device Manu...
tiankai001 Analog electronics
How to ensure data security in SPI flash?
Dear masters, I have a question: When the program developed by the user is stored in SPI FLASH and then called by other chips, is there any measure to "prevent the data in FLASH from being exported"? ...
zhenyuxie Embedded System
Telephone remote communication system between single chip microcomputer and PC
[table][tr][td][align=center][font=宋体][size=12pt][/size][/font][/align] [/td][td][align=center][font=宋体][size=12pt][/size][/font][/align] [align=center][b][font=宋体][size=12pt]Single-chip microcomputer...
DONGYANHUA MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 819  2493  2654  2009  1401  17  51  54  41  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号