531FC1046M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531FC1046M00DGR

531FC1046M00DGR: DescriptionLVDS Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC1046M00DGR Overview

LVDS Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC1046M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1046 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Crystal controlled local oscillator circuit diagram

Switching regulated power supply circuit of Toshiba SD-K320 DVD player

Electronic guessing toy circuit

DTMF encoding circuit

TTL level controlled 5V power supply circuit diagram

Thermostat controller circuit using four comparators

Microcontroller capable of speech recognition: In this connected world, we are witnessing more and more electronic devices that can understand voice instructions. Smartphones, tablets, and laptops contain devices such as Siri or Cortana, which can...; 赵玉田 Microcontroller MCU

Sapphire on PCB---DFM about optical positioning points: Author: Wang Huidong, member of the YiBo Technology Expressway Team "The design of this PCB optical positioning point is like autumn, which makes me feel refreshed."Zhao Ligong, who was sighing about ...; yvonneGan PCB Design

Intel's development history in the embedded field: [i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i] 　1971: Intel launched the first microprocessor, Intel 4004. Due to its small size, light weight, low price and successful design, Inte...; 七月七日晴 Electronics Design Contest

Questions about jedec_probe detecting SST39vf3201: CPU: NXP LPC2478 Flash: NOR SST39VF3201: 4MB, 4k sectors, address: 0x81000000 I want to make a jffs2 root file system on a 4M NOR flash, so I wrote my own MTD driver: #define FLASH_BASE_ADDR 0x8100000...; ypyp0431 Embedded System

How to choose between different chips in TI's Sub-1GHz product line?: New product designs recommend the use of high-performance transceiver series, including CC1120, CC1125, CC1200. Both CC1120 and CC1125 support narrowband applications, and their corresponding RF perfo...; Jacktang Wireless Connectivity

Why can't I put a decimal point in this sentence?: S=time*1.7/100 This is the distance calculation statement in the ultrasonic distance measurement program. However, when I write a decimal point in my program, it reports a syntax error when compiling....; wh8010jky 51mcu

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components