530NC1081M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NC1081M00DGR

530NC1081M00DGR: DescriptionLVDS Output Clock Oscillator, 1081MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC1081M00DGR Overview

LVDS Output Clock Oscillator, 1081MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC1081M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1081 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the water shortage alarm circuits

A high-fidelity pre- and post-amplifier 01

TV grid signal generator circuit

MC33886 motor drive circuit

Control circuit diagram of two-speed motor

Homemade simple remote control switch circuit

MOSFET Selection Guide: [b]MOSFET Selection Guide[/b] The selection of MOSFET applications must be based on various restrictions and requirements. The following mainly explains the basic principles of selection from the pers...; qwqwqw2088 Analogue and Mixed Signal

s3c2440.s that comes with keil: I generated a project under keil uv4 and used the built-in s3c2440.h. The main function I wrote is as follows: #include "s3c2440.h" #define LED1 1<<5 #define LED2 1<<6 #define LED3 1<<7 #define LED4 1...; benpao_life Embedded System

Jiali Chuang made a mistake in making the board, and the 2D line used All Layer: I recently made a small board at Jiali Chuang, but when I got it back, the part that should have been covered with white oil in the picture became a solder pad. I didn't want to draw more silk screen ...; ai.en PCB Design

Design of I2C bus slave mode control core based on VHDL: [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i] Good paper, it is well written! Everyone should take a look...; dgqbt Electronics Design Contest

Learn the basics of Hercules TMS570LS hardware design: 1. Hardware system schematic diagram is based on TMS570LS31x Hercules USB Stick Development Kit reference PCB and TMS570LS31x_USB_STICK_Gerber reference...; 蓝雨夜 Microcontroller MCU

STM32 MSP430 CC3200/2530/2540 LPC4300/4357: I want to change the graphics card for my computer recently. Since I haven't done anything related to microcontrollers for a long time, I am selling the development boards I have collected for many ye...; 568760310 Buy&Sell

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components