530WB114M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530WB114M000DG

530WB114M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 114MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WB114M000DG Overview

CMOS/TTL Output Clock Oscillator, 114MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WB114M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	114 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

EMC knowledge - electromagnetic compatibility design of RS485 interface

High-precision digital temperature measurement alarm circuit

Battery discharge control indication circuit diagram

Use glow indicator light to indicate motor working status circuit

Jinlong CPT-8A monitored automatic range hood wiring diagram

Portable thyristor charger circuit

Feelings after a colleague resigned: I saw a post on the forum a few days ago about testing workplace maturity, and I want to confide in you.One of my colleagues had already submitted his resignation to the leader before the New Year's D...; qwqwqw2088 Talking about work

When developing Porket PC 2003 software under VS2005, it prompts that the simulator file cannot be found during debugging.: I want to develop Porket PC 2003 software under VS2005. There is an option of Porket PC 2003 in the form of creating a smart device project. But when debugging, it prompts "Error:Cannot open file 'c:\...; elton0296 Embedded System

Eliminate the buzzing sound of GSM mobile phones: With more features and smaller size, today's mobile phone PCBs are more complex than previous phones, and there is more and more "noise" inside. In many cases, the speaker is close to the antenna, and...; lorant Mobile and portable

I don't quite understand the file system_LPC17xx.c: I want to ask about #define FOSC (12000000UL) /* Oscillator frequency */ In this file, the external oscillator frequency is defined as 12MHZ. I searched the entire project file and it seems that there...; yunhai14 ARM Technology

Tsinghua University textbook "Construction of Embedded Systems": [i=s]This post was last edited by paulhyde on 2014-9-15 08:59[/i] Tsinghua University textbook "Embedded System Construction"...; 黄大仙520 Electronics Design Contest

Jlink Ultra+ V4 ARM debugging artifact!: [i=s] This post was last edited by zhangchaoying on 2016-1-24 22:54 [/i] A certain treasure has jlink ultra+ for sale: Is it useful? Want to know more? How fast is it? What is the difference with ordi...; zhangchaoying ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components