531AA815M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AA815M000DG

531AA815M000DG: DescriptionLVPECL Output Clock Oscillator, 815MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA815M000DG Overview

LVPECL Output Clock Oscillator, 815MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA815M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	815 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fully automatic humidifier working principle circuit diagram

Fast full-band phase-locked loop circuit diagram

MC33466 series buck converter circuit diagram

Electromechanical control filter circuit

DC servo technology

Computer motherboard circuit diagram 815 1_07

IGBT Failure Cause Analysis: The reasons for IGBT failure are: 1) Overheating damage Instantaneous overheating caused by excessive collector current and other reasons, such as continuous overheating caused by poor heat dissipatio...; xiaoxin1 Industrial Control Electronics

Some questions about installation: I installed VS2005 first, then SP1, and finally the 160-day trial WinCE system. I chose the full installation and used my nearly 18G hard drive because I was afraid of problems. But when I built the p...; zhoujianfeng Embedded System

EEWORLD University ---- Power Design Tips 54-55: Using Dual Section Filters for Low Noise Power Circuits: Power Design Tips 54-55: Using Dual Section Filters for Low Noise Power Paths : https://training.eeworld.com.cn/course/109...; cuipin Power technology

[TI's first low-power design competition] Prepare to get familiar with FR5969: The new board finally arrived this weekend. The first step is to get familiar with FR5969. Compared with G2553, the hardware content has changed, but they are all MSP430 series, so learning FR5969 wil...; sjtitr Microcontroller MCU

FPGA pipeline design: The so-called pipeline processing, like the production assembly line, divides the operation execution workload into several time-balanced operation segments, which are continuously input from the star...; zxopenljx FPGA/CPLD

Please help me, what chip is this? It would be best if you could tell me the approximate model number.: Please help, does anyone know what chip this is in the picture? It would be best if you could tell me the approximate model number. Thank you...; sjw276 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components