GB162HSGBAMLA-V00 datasheet, PDF

GB162HSGBAMLA-V00: DescriptionSPECIFICATIONS FOR LCD MODULE; File Size275KB，23 Pages; ManufacturerJewel Hill Electronic; Websitehttp://www.jhlcd.com

Download Datasheet View All

GB162HSGBAMLA-V00 Overview

SPECIFICATIONS FOR LCD MODULE

JEWEL HILL ELECTRONIC CO.,LTD.

SPECIFICATIONS FOR

LCD MODULE

Module No.

GB162H

Office Address: Rm. 518,5/F., 101 Shangbu Industrial District,

HuaqiangNorthRoad, Shenzhen, China

TEL : (86)-755-83362489 83617492

FAX: (86)-755-83286396 83365871

E-mail:

sales@jhlcd.com

jhlcd@21cn.com

Website:

www.jhlcd.com

GB162H

VER: 1.0

Issue date: 2006/06/10

The data read out by the sdram controller written by a privileged classmate are all FF?: I'm using an sdram controller written by a privileged classmate recently, but the data read out of the serial port is all FF. I don't know where the error is? Friends who have never used it to debug i...; baoluo8663 FPGA/CPLD

Problems with the use of lstAdd!: SESSION_POS_S *pTestpos1, *pTestpos2, *pTestpos3, *pPos; LIST *pMyList = NULL; int NodeIndex = 0; DPRINT("-------- lstAdd test-------"); pMyList == (LIST*)pro_malloc(sizeof(LIST)); lstInit((LIST*)pMyL...; glj1001 Embedded System

I forgot again, do the pull-up and pull-down resistors still work in the output state?: I forgot again, does the pull-up and pull-down resistors still work in the output state? If the IO port is set as output and the pull-up and pull-down resistors are enabled, does it work?...; wangfuchong Microcontroller MCU

Experts, please help me look at this program: #includereg51.h // Header file containing 51 MCU register definitions unsigned char code Tab[ ]={0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x90}; // Segment code of numbers 0~9 unsigned char int_ti...; 飞利浦 51mcu

Verilog HDL signal types are inconsistent: module main ( ....); wire clk1MHz; // Generate 1MHz clock waveform // Input is 20MHz clock clock_divider instT1MHz ( .rst_n(rst_n), .clk_in(clk), .clk_out(clk1MHz)); endmodule ////////////////////////...; anstxfw FPGA/CPLD

TMS320F2812 minimum system schematic: [color=#252525][size=5]TMS320F2812 minimum system schematic diagram[/size][/color] [size=5][/size]...; Jacktang DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components