EEWORLDEEWORLDEEWORLD

Part Number

Search

531RB91M0000DGR

Description
LVPECL Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RB91M0000DGR Overview

LVPECL Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB91M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency91 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
All three of my posts are on the list - I am just feeling a bit self-indulgent, haha
My three posts are all on the list - I am intoxicated with myself. Haha, since I came to EEWORLD, I have posted a lot of posts, many of which are spam (haha). Of course, there are a few original posts...
tiankai001 Talking
MSP430 Development Considerations and Requirements
[size=3]1. System clock problem: [/size] [size=3] The system uses DCO by default. When using an external high-speed crystal oscillator XT2, you must turn on XT2 yourself, wait for 50us for XT2 to star...
fish001 Microcontroller MCU
(Transfer) How to calculate the effect of resistor self-heating
[color=Black]转[/color] [color=Black] The calculation of resistor self-heating is a very basic concept, but many engineers are not familiar with it or often overlook it. [/color][color=Black]I realized...
qwqwqw2088 Analogue and Mixed Signal
BBB board emmc partition and format
I would like to ask you experts.. Assuming I have loaded Uboot via UART 1. How can I partition and format the 2G emmc space on the Beaglebone Black via Uboot? 2. How can I write MLO, Uboot.bin uimage ...
justin0710 DSP and ARM Processors
Analysis of the Comparator Module of MSP430G2553
MSP430G2553 has a comparator Comparator_A+ (CA+), data flow diagram DFD, state transition diagram STD[/url][/color][/b] [color=rgb(51, 51, 51)][font=verdana, Arial, Helvetica, sans-serif][size=14px][b...
chenbb Microcontroller MCU
What is the difference between several TACCRs of MSP430?
In the MSP430x2xx Family User's Guide, only TACCRx is mentioned, but there are three such registers. What are the differences between them? Which manual can I find their descriptions?...
dontium Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1285  1965  590  883  349  26  40  12  18  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号