531FA204M800DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 531FA204M800DG

531FA204M800DG: DescriptionStandard Clock Oscillators SINGLE XO 6 PIN 7mm x 5 mm (NCNR); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories; Environmental Compliance

Download Datasheet Parametric View All

531FA204M800DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531FA204M800DG	-	-	View	Buy Now

531FA204M800DG Overview

Standard Clock Oscillators SINGLE XO 6 PIN 7mm x 5 mm (NCNR)

531FA204M800DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
RoHS	Details
Frequency	204.8 MHz
Frequency Stability	61.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	2.5 V
Supply Voltage - Min	2.25 V
Supply Voltage - Max	2.75 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT
Factory Pack Quantity	50
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Laptop memory power supply circuit (0.9-1.8V)

TDA5142T schematic block diagram and typical applications

5G167, LP167 audio voltage controlled lantern control special integrated circuit

Multifunctional metronome

Simple and practical delayed lights-off circuit

blocking oscillator circuit

Urgently looking for expert programming advice: library ieee; USE ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity div_out is port( din,clk:in std_logic; chk:in std_logic_vector(7 downto 0); en ,reset:in std_logic ; div_clk:~out std_lo...; eeleader FPGA/CPLD

485: The upper computer sends a command frame to the lower computer to read data, but the lower computer returns only the second half of the data, or garbled code. In either case, there is a frame tail. Si...; zzbaizhi Microcontroller MCU

Keil ARM5 supports ARM7/9 CM series devices: 1. Keil ARM5 download: [url]http://yunpan.cn/QbU3eM4jeYt3t[/url] 2. Install the required support package [url]http://yunpan.cn/QUjsLwJhDhgVm[/url] 3. You don’t need the support package, just download ...; paulhyde stm32/stm8

【EEworld original tutorial discussion】+ subsequent expectations: I just finished watching it and passed the exam. I feel great. I hope that the series of videos to be released in the future can be combined with relevant examples to explain. I look forward to the su...; jxsl Microcontroller MCU

#Meet friends by disassembling# Disassembling the shoe dryer: [i=s]This post was last edited by lonerzf on 2015-8-4 07:18[/i] Recently I have been thinking about what to dismantle best. As for the hard drive, I dare not dismantle it because it is easy to break. ...; lonerzf Making friends through disassembly

Sharing experience - the legendary RF self-oscillation appears again: During this period of time, I spent a lot of money on Huabei to catch up with the project. Finally I understand what 996 means. It's just like 997++++++++++++++++++++++++++++++++++ People are dying su...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components