EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM155R71E682MA01J

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT
CategoryPassive components   
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM155R71E682MA01J Online Shopping

Suppliers Part Number Price MOQ In stock  
GRM155R71E682MA01J - - View Buy Now

GRM155R71E682MA01J Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT

GRM155R71E682MA01J Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerMurata
Product CategoryMultilayer Ceramic Capacitors MLCC - SMD/SMT
RoHSDetails
TerminationStandard
Capacitance6800 pF
Voltage Rating DC25 VDC
DielectricX7R
Tolerance20 %
Case Code - in0402
Case Code - mm1005
Height0.5 mm
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
ProductGeneral Type MLCCs
PackagingCut Tape
PackagingMouseReel
PackagingReel
Length1 mm
Package / Case0402 (1005 metric)
Termination StyleSMD/SMT
TypeChip Multilayer Ceramic Capacitor for General Purpose
Width0.5 mm
Capacitance - nF6.8 nF
Capacitance - uF0.0068 uF
ClassClass 2
Factory Pack Quantity50000
Unit Weight0.000212 oz
Unable to load NK.NB0
I use the card swipe method to load NK.NB0. Why can't the NK.NB0 BOOT boot I compiled and generated recognize and load the serial port print information as follows. System ready! Preparing for downloa...
流氓法拉利 Embedded System
The latest research areas of FPGA
Dear electronics enthusiasts and experts, I would like to ask you, what is the latest research field of FPGA? In what areas can new breakthroughs be made? Thank you...
ky0611 FPGA/CPLD
LPC11C14 GPIO state cannot be changed
Below is the initialization of pin PIO2_11. The original intention was to initialize the pin to output low level, but it has always been high level....
einslssac NXP MCU
Dear experts, please help me with the xilinx and altera single port RAM simulation problem
[i=s] This post was last edited by xujiangyu0619 on 2015-1-15 23:00 [/i] When simulating Xilinx and Altera single-port RAM, it is found that Xilinx RAM uses one less clock cycle than Altera when readi...
xujiangyu0619 FPGA/CPLD
A letter to college students majoring in electronics
I am a student of an ordinary college, and I will graduate in less than a month, majoring in electronic information. I have spent four years of college life in an ordinary city. At this moment, I am s...
ienglgge MCU
How to support text display in wince6 eboot?
What fonts do people usually use and how do they use them? If the screen needs to be rotated, how do you display it?...
ssky Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2244  1120  22  1832  1943  46  23  1  37  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号