EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5923B522NLGI

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size340KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5923B522NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5923B522NLGI - - View Buy Now

5P49V5923B522NLGI Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5923B522NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5923
DATASHEET
Description
The 5P49V5923 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
Three LVCMOS outputs, including one reference output
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
Pin Assignment
OUT0_SEL_I2CB
V
DDO
0
V
DDO
1
OUT1
V
DDD
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
1
2
3
4
5
6
24 23 22 21 20 19
18
17
NC
V
DDO
2
OUT2
NC
V
DDA
NC
NC
EPAD
GND
16
15
14
7
8
9
13
10 11 12
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
24-pin VFQFPN
5P49V5923 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
NC
System beat problem
I have a question for you guys. Why is the CCLK system beat of 100MHZ 10ms? According to the calculation of system beat timer timing time = Fcclk/(STRRLOAD+1): Fcclk = 100MHZ The default value of STRR...
墨秋晓 NXP MCU
2802 AD sampling port sampling digital jumps beyond expectations
I use the internal AD port of 2802 to sample the current signal, but I find that the sampled zero signal and the sampled value fluctuate greatly?...
eeleader Microcontroller MCU
Classic IT Group
~Based on embedded technology, realize campus entrepreneurship~~Welcome~~~~ Hardware: ARM, PowerPC, MIPS, single-chip microcomputer, digital/analog circuit design, FPGA/CPLD, DSP Software: Linux, WinC...
wsmgyp Embedded System
SAM D21 development board trial experience + received D21 yesterday
Since our company is far from the city, the courier could not come, so we transferred it to the address in the city. As a result, I received it last night. The courier packagingThe packaging inside is...
ddllxxrr MCU
Can STM32 output 16-channel high-speed PWM signals?
According to the information, STM32 has four general-purpose timers, each timer has four comparison matching units. Does this mean that STM32 can simultaneously output PWM signals with a period of 1us...
snailsun stm32/stm8
Competition paper template! ! Who can share it?
[i=s]This post was last edited by paulhyde on 2014-9-15 08:59[/i] Does anyone have a template for an electronic design competition paper or report? ! ! ! I'd like to borrow it and take a look! ! ! ! T...
fefefe Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1489  2146  2113  1388  1628  30  44  43  28  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号