EEWORLDEEWORLDEEWORLD

Part Number

Search

90726-905

Description
Board Connector, 5 Contact(s), 1 Row(s), Male, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size722KB,8 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

90726-905 Overview

Board Connector, 5 Contact(s), 1 Row(s), Male, Straight, Solder Terminal

90726-905 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Other featuresBERGSTRIP
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH (15) OVER PALLADIUM NICKEL OVER NICKEL (50)
Contact completed and terminatedGOLD FLASH (15) OVER PALLADIUM NICKEL OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number90726
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts5
UL Flammability Code94V-0
PDM: Rev:CW
STATUS:
Released
Printed: Oct 15, 2010
.
How to fix the Rx FIFO overrun error?
A: imx-uart 21ec000.serial: How to fix the Rx FIFO overrun error? Is it enough to comment out this sentence in the interrupt? dev_err(sport-port.dev, "Rx FIFO overrun"); +++ b/kernel-3.14.28/drivers/t...
明远智睿Lan Industrial Control Electronics
So many new spam posts early in the morning
I opened the forum early in the morning and found that the first ten pages of new posts were all junk posts... It's really pervasive....
常见泽1 Talking
CY8CKIT-042-BLE Development Board Information
CY8CKIT-042-BLE Bluetooth Low Energy (BLE) Pioneer Kit[/b] [list] [*][img=0,14]http://www.cypress.com/ui/4_0/images/icon_pdf.gif[/img][color=#333333][font=arial, helvetica][size=12px] [/size][/font][/...
dcexpert DIY/Open Source Hardware
Selection of reset method in FPGA design
There are synchronous reset and asynchronous reset in FPGA design. What are the disadvantages of each reset method? Welcome to express your opinions!...
eeleader FPGA/CPLD
FM modulator (phase-locked loop)
FM modulator (phase-locked loop)...
xiayuandong Electronics Design Contest
2013 inventory analysis 11th floor to adjust the aircraft, it is worth learning
[i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i]Let’s get straight to the point. First, let’s compare the competition lists for 2013 and 2011. 2013 1. Basic Instruments 60MHz dual-cha...
gwfree Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2855  1969  2270  1216  2772  58  40  46  25  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号