FQV291L7.5TFI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> FQV291L7.5TFI

FQV291L7.5TFI: DescriptionFIFO, 128KX9, 5ns, Synchronous, CMOS, PQFP64; Categorystorage storage; File Size355KB，33 Pages; ManufacturerAMICC [AMIC TECHNOLOGY]

Download Datasheet Parametric View All

FQV291L7.5TFI Overview

FIFO, 128KX9, 5ns, Synchronous, CMOS, PQFP64

FQV291L7.5TFI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMICC [AMIC TECHNOLOGY]
package instruction	QFP, QFP64,.47SQ,20
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum access time	5 ns
Maximum clock frequency (fCLK)	133 MHz
JESD-30 code	S-PQFP-G64
memory density	1179648 bi
Memory IC Type	OTHER FIFO
memory width	9
Number of terminals	64
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX9
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP64,.47SQ,20
Package shape	SQUARE
Package form	FLATPACK
power supply	3.3 V
Certification status	Not Qualified
Maximum standby current	0.02 A
Maximum slew rate	0.055 mA
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD

Preview

Download Datasheet

View All

FQV2111 · FQV2101 · FQV291 · FQV281 · FQV271 · FQV261

FlexQ II

3.3 Volt Synchronous x9 First-In/First-Out Queue

Memory Configuration

524,288 x 9

262,144 x 9

131,072 x 9

65,536 x 9

32,768 x 9

16,384 x 9

Part Number

FQV2111

FQV2101

FQV291

FQV281

FQV271

FQV261

Key Features

•

Industry leading First-In/First-Out Queues (up to 133MHz)

Write cycle time of 7.5ns independent of Read cycle time

Read cycle time of 7.5ns independent of Write cycle time

User selectable input and output port bus-sizing

Big Endian/Little Endian user selectable byte representation

3.3V power supply

5V input tolerant on all control and data input pins

5V output tolerant on all flags and data output pins

Master Reset clears all previously programmed configurations including Write and Read pointers.

Partial Reset clears Write and Read pointers but maintains all previously programmed configurations.

First Word Fall Through (FWFT) and Standard Timing modes

Preset for Almost Full ( PRAF ) and Almost Empty ( PRAE ) offsets values

Parallel/Serial programming of PRAF and PRAE offset values

Full, Empty, Almost Full, Almost Empty and Half Full indicators

Asynchronous output enable tri-state data output drivers

Data retransmission

Available package: 64 - pin Plastic Thin Quad Flat Pack (TQFP), 64 – pin Slim Thin Quad Flat Pack (STQFP)

(0°C to 70°C) Commercial operating temperature available for cycle time of 7.5ns and above

(-40°C to 85°C) Industrial operating temperature available for cycle time of 7.5ns and above

Product Description

HBA’s FlexQ™ II offers industry leading FIFO queuing bandwidth (up to 1.5 Gbps) with a wide range of memory

configurations (from 16,384 x 9 to

524,288

x 9). System designer has full flexibility of implementing deeper and wider queues

using FWFT mode and width expansion features. Full, Empty, and Half-Full indicators allow easy handshaking between

transmitters and receivers. User programmable Almost Full and Almost Empty (Parallel/Serial) indicators allow implementation

of virtual queue depths.

5V tolerant on all input and output pins allow easy interfacing with devices operating at higher voltage levels. Asynchronous

Output Enable pin configures the tri-state data output drivers. Independent Write and Read controls provide rate-matching

capability.

Master Reset clears all previously programmed configurations by providing a low pulse on

MRST

pin. In addition, Write and

Read pointers to the queue are initialized to zero. Partial Reset will not alter previously programmed configurations but will

initialize Write and Read pointers to zero.

In FWFT mode, first data written into the queue appears on output data bus after the specified latency period at the low to high

transition of RCLK. Subsequent reads from the queue will require asserting

REN

. This feature is useful when implementing

depth expansion functions. In this mode,

DRDY

and QRDY are used instead of

FULL

and

EMPTY

respectively.

In Standard mode, always assert

REN

for read operation.

FULL

and

EMPTY

are used instead of

DRDY

and QRDY

respectively.

3F209C

OCTOBER 2002

Page 1 of 1

Recommended Resources

Cell phone shielding circuit diagram phone shield

Single chip water pump controller circuit diagram

Yujing FDH-36, FDH-40 electric pump type electronic hot water bottle circuit diagram

MC33269 power outage backup power supply

Monolithic IC Metal Detection Circuit

Single-chip Chinese alarm and chord ring tone circuit

Several questions about Java embedded: Please help me, the experts passing by. In the embedded field, is Java used more or C/C++? Besides J2ME, what other directions does Java embedded have? Does Java embedded have a bright future? Besides...; tianjixian Embedded System

【Portable Programmable Meter】Project Submission: USB portable programmable instrument -Multifunctional USB power supply Author: Shao Ziyang Zhou Yuwei Chen Tao Huang Yuyin Zhang Mengjun1. IntroductionName : USB portable programming instrument (multi...; dcexpert DigiKey Technology Zone

WINCE startup application: The application is placed in NAND FLASH, how can I let WINCE start the application when the computer is turned on? In the past, the application was compiled into the kernel and implemented using the f...; tmhill Embedded System

License problem found when edk: When I started edk, I found that the license had expired, but it seemed to still work. Where can I find the latest crack file? WARNING :EDK:2842 - Your license for 'ISE ' expires in -27 days. WARNING:...; eeleader FPGA/CPLD

MSP430 clock system three: [align=left][color=#000][font=宋体][size=12px]In the last part of the previous article, we used an example to have a positive understanding of the setting of the clock system. Only the program was given...; qinkaiabc Microcontroller MCU

Hardware engineer, come in and help me: I just graduated and came to Shenzhen to find a job. I want to find a job in hardware, but I didn't study hard in college and couldn't find a good job. I would like to ask, where are the hardware trai...; huihen330 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components