EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01KG-0031CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3QV01KG-0031CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01KG-0031CDI8 - - View Buy Now

8N3QV01KG-0031CDI8 Overview

Programmable Oscillators

8N3QV01KG-0031CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
Looking for a job...
I am in Nanjing, graduated last year, and have one year of work experience. I work in a small military factory. I mainly deal with wireless communication products. I want to find a job related to comm...
散吧散吧 Talking about work
Weird question about TIM control register
A strange question about the APRE bit: The book says that when this bit is 0, the preload register is transferred to the shadow register at any time, when the interrupt request bit and the enable bit ...
electrics stm32/stm8
Domestic 32-bit MCU compatibility test non-authoritative report - AT32F403 compatibility test
The trade war has intensified recently, and coupled with the sudden outbreak of the epidemic in 2020, the supply of 32 -bit microcontrollers used by our company has become unstable. A few days ago, th...
太白金星 Domestic Chip Exchange
And then, nothing happened... (Classic)
On the Lantern Festival on February 28, 2010, a wave of nostalgia suddenly blew up the Joke board, and many wsn collectively missed their youthful days. . . For a while, some people beat their chests ...
8fu8 Talking
How to convert the 3.3V voltage output from the DSP IO port into a 24V PLC switch voltage
When using DSP to control PLC, the DSP output high level is 3.3V, while the switch signal voltage value of the PLC is 24V. How is the level conversion process completed? Can optocouplers and relays me...
大国小人物 Analog electronics
How to design circuits for eddy current sensors and pressure sensors to connect them to the 51 MCU development board
How to design a circuit to connect the sensor to the 51 MCU development board? Mainly eddy current sensor and pressure sensor...
慕诗客 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 279  1341  1411  2578  2741  6  27  29  52  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号