MC14051B, MC14052B,
MC14053B
Analog
Multiplexers/Demultiplexers
The MC14051B, MC14052B, and MC14053B analog multiplexers
are digitally−controlled analog switches. The MC14051B effectively
implements an SP8T solid state switch, the MC14052B a DP4T, and
the MC14053B a Triple SPDT. All three devices feature low ON
impedance and very low OFF leakage current. Control of analog
signals up to the complete supply voltage range can be achieved.
Features
http://onsemi.com
MARKING
DIAGRAMS
16
1
PDIP−16
P SUFFIX
CASE 648
•
•
•
•
•
•
•
•
•
•
•
Triple Diode Protection on Control Inputs
Switch Function is Break Before Make
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Analog Voltage Range (V
DD
−
V
EE
) = 3.0 to 18 V
Note: V
EE
must be
v
V
SS
Linearized Transfer Characteristics
Low−noise
−
12 nV/√Cycle, f
≥
1.0 kHz Typical
Pin−for−Pin Replacement for CD4051, CD4052, and CD4053
For 4PDT Switch, See MC14551B
For Lower R
ON
, Use the HC4051, HC4052, or HC4053
High−Speed CMOS Devices
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
These Devices are Pb−Free and are RoHS Compliant
Parameter
DC Supply Voltage Range
(Referenced to V
EE
, V
SS
≥
V
EE
)
Input or Output Voltage Range
(DC or Transient) (Referenced to V
SS
for
Control Inputs and V
EE
for Switch I/O)
Input Current (DC or Transient)
per Control Pin
Switch Through Current
Power Dissipation per Package (Note 1)
Ambient Temperature Range
Storage Temperature Range
Lead Temperature (8−Second Soldering)
Value
−0.5
to +18.0
−0.5
to V
DD
+ 0.5
Unit
V
V
MC1405xBCP
AWLYYWWG
1
16
SOIC−16
D SUFFIX
CASE 751B
1
1405xBG
AWLYWW
1
16
TSSOP−16
DT SUFFIX
CASE 948F
14
05xB
ALYWG
G
1
MAXIMUM RATINGS
(Voltages Referenced to V
SS
)
Symbol
V
DD
V
in
,
V
out
I
in
I
SW
P
D
T
A
T
stg
T
L
1
+10
±
25
500
−55
to +125
−65
to +150
260
mA
mA
mW
°C
°C
°C
x
= 1, 2, or 3
A
= Assembly Location
WL, L
= Wafer Lot
Y
= Year
WW, W = Work Week
G or
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating: Plastic “P and D/DW” Packages: – 7.0 mW/_C From
65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
high−impedance circuit. For proper operation, V
in
and V
out
should be constrained to
the range V
SS
v
(V
in
or V
out
)
v
V
DD
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either
V
SS
, V
EE
or V
DD
). Unused outputs must be left open.
©
Semiconductor Components Industries, LLC, 2013
February, 2013
−
Rev. 13
1
Publication Order Number:
MC14051B/D
MC14051B, MC14052B, MC14053B
ELECTRICAL CHARACTERISTICS
−
55_C
Characteristic
Symbol
V
DD
Test Conditions
Min
Max
Min
25_C
Typ
(Note 2)
Max
125_C
Min
Max
Unit
SUPPLY REQUIREMENTS
(Voltages Referenced to V
EE
)
Power Supply Voltage
Range
Quiescent Current Per
Package
V
DD
I
DD
−
5.0
10
15
V
DD
– 3.0
≥
V
SS
≥
V
EE
Control Inputs:
V
in
= V
SS
or V
DD
,
Switch I/O: V
EE
v
V
I/O
v
V
DD
, and
DV
switch
v
500 mV (Note 3)
T
A
= 25_C only (The
channel component,
(V
in
– V
out
)/R
on
, is
not included.)
3.0
−
−
−
18
5.0
10
20
3.0
−
−
−
−
0.005
0.010
0.015
18
5.0
10
20
3.0
−
−
−
18
150
300
600
V
mA
Total Supply Current
(Dynamic Plus
Quiescent, Per Package
I
D(AV)
5.0
10
15
Typical
(0.07
mA/kHz)
f + I
DD
(0.20
mA/kHz)
f + I
DD
(0.36
mA/kHz)
f + I
DD
mA
CONTROL INPUTS — INHIBIT, A, B, C
(Voltages Referenced to V
SS
)
Low−Level Input Voltage
V
IL
5.0
10
15
5.0
10
15
15
−
−
Channel On or Off
R
on
= per spec,
I
off
= per spec
R
on
= per spec,
I
off
= per spec
V
in
= 0 or V
DD
−
−
−
3.5
7.0
11
−
−
0
1.5
3.0
4.0
−
−
−
±
0.1
−
V
DD
−
−
−
3.5
7.0
11
−
−
0
2.25
4.50
6.75
2.75
5.50
8.25
±
0.00001
5.0
−
1.5
3.0
4.0
−
−
−
±
0.1
7.5
V
DD
−
−
−
3.5
7.0
11
−
−
0
1.5
3.0
4.0
−
−
−
1.0
−
V
DD
V
High−Level Input Voltage
V
IH
V
Input Leakage Current
Input Capacitance
Recommended
Peak−to−Peak Voltage
Into or Out of the Switch
Recommended Static or
Dynamic Voltage Across
the Switch (Note 3)
(Figure 5)
Output Offset Voltage
ON Resistance
I
in
C
in
V
I/O
mA
pF
V
PP
SWITCHES IN/OUT AND COMMONS OUT/IN — X, Y, Z
(Voltages Referenced to V
EE
)
DV
switch
−
Channel On
0
600
0
−
600
0
300
mV
V
OO
R
on
−
5.0
10
15
5.0
10
15
15
V
in
= 0 V, No Load
DV
switch
v
500 mV
(Note 3) V
in
= V
IL
or V
IH
(Control), and V
in
=
0 to V
DD
(Switch)
−
−
−
−
−
−
−
−
800
400
220
70
50
45
±
100
−
−
−
−
−
−
−
−
10
250
120
80
25
10
10
±
0.05
−
1050
500
280
70
50
45
±
100
−
−
−
−
−
−
−
−
−
1200
520
300
135
95
65
±
1000
mV
W
DON
Resistance Between
Any Two Channels in the
Same Package
Off−Channel Leakage
Current (Figure 10)
DR
on
W
I
off
V
in
= V
IL
or V
IH
(Control) Channel to
Channel or Any One
Channel
Inhibit = V
DD
Inhibit = V
DD
(MC14051B)
(MC14052B)
(MC14053B)
Pins Not Adjacent
Pins Adjacent
−
nA
Capacitance, Switch I/O
Capacitance, Common O/I
C
I/O
C
O/I
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
10
60
32
17
0.15
0.47
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
pF
pF
Capacitance, Feedthrough
(Channel Off)
C
I/O
−
−
pF
2. Data labeled “Typ” is not to be used for design purposes, but is intended as an indication of the IC’s potential performance.
3. For voltage drops across the switch (DV
switch
) > 600 mV ( > 300 mV at high temperature), excessive V
DD
current may be drawn, i.e. the
current out of the switch may contain both V
DD
and switch input components. The reliability of the device will be unaffected unless the
Maximum Ratings are exceeded. (See first page of this data sheet.)
http://onsemi.com
3
MC14051B, MC14052B, MC14053B
ELECTRICAL CHARACTERISTICS
(Note 4) (C
L
= 50 pF, T
A
= 25_C) (V
EE
v
V
SS
unless otherwise indicated)
Characteristic
Propagation Delay Times (Figure 6)
Switch Input to Switch Output (R
L
= 1 kW)
MC14051
t
PLH
, t
PHL
= (0.17 ns/pF) C
L
+ 26.5 ns
t
PLH
, t
PHL
= (0.08 ns/pF) C
L
+ 11 ns
t
PLH
, t
PHL
= (0.06 ns/pF) C
L
+ 9.0 ns
MC14052
t
PLH
, t
PHL
= (0.17 ns/pF) C
L
+ 21.5 ns
t
PLH
, t
PHL
= (0.08 ns/pF) C
L
+ 8.0 ns
t
PLH
, t
PHL
= (0.06 ns/pF) C
L
+ 7.0 ns
MC14053
t
PLH
, t
PHL
= (0.17 ns/pF) C
L
+ 16.5 ns
t
PLH
, t
PHL
= (0.08 ns/pF) C
L
+ 4.0 ns
t
PLH
, t
PHL
= (0.06 ns/pF) C
L
+ 3.0 ns
Inhibit to Output (R
L
= 10 kW, V
EE
= V
SS
)
Output “1” or “0” to High Impedance, or
High Impedance to “1” or “0” Level
MC14051B
t
PHZ
, t
PLZ
,
t
PZH
, t
PZL
5.0
10
15
5.0
10
15
5.0
10
15
t
PLH
, t
PHL
5.0
10
15
5.0
10
15
5.0
10
15
−
BW
10
10
350
170
140
300
155
125
275
140
110
360
160
120
325
130
90
300
120
80
0.07
17
700
340
280
600
310
250
550
280
220
720
320
240
650
260
180
600
240
160
−
−
ns
ns
Symbol
t
PLH
, t
PHL
5.0
10
15
5.0
10
15
5.0
10
15
35
15
12
30
12
10
25
8.0
6.0
90
40
30
ns
75
30
25
ns
65
20
15
ns
V
DD
– V
EE
Vdc
Typ
(Note 5)
All Types
Max
Unit
ns
MC14052B
MC14053B
ns
Control Input to Output (R
L
= 1 kW, V
EE
= V
SS
)
MC14051B
ns
MC14052B
MC14053B
ns
Second Harmonic Distortion
(R
L
= 10KW, f = 1 kHz) V
in
= 5 V
PP
Bandwidth (Figure 7)
(R
L
= 50
W,
V
in
= 1/2 (V
DD
−V
EE
) p−p, C
L
= 50pF
20 Log (V
out
/V
in
) =
−
3 dB)
Off Channel Feedthrough Attenuation (Figure 7)
R
L
= 1KW, V
in
= 1/2 (V
DD
−
V
EE
) p−p
f
in
= 4.5 MHz — MC14051B
f
in
= 30 MHz — MC14052B
f
in
= 55 MHz — MC14053B
Channel Separation (Figure 8)
(R
L
= 1 kW, V
in
= 1/2 (V
DD
−V
EE
) p−p,
f
in
= 3.0 MHz
Crosstalk, Control Input to Common O/I (Figure 9)
(R
1
= 1 kW, R
L
= 10 kW
Control t
TLH
= t
THL
= 20 ns, Inhibit = V
SS
)
%
MHz
−
10
– 50
−
dB
−
10
– 50
−
dB
−
10
75
−
mV
4. The formulas given are for the typical characteristics only at 25_C.
5. Data labelled “Typ” is not lo be used for design purposes but In intended as an indication of the IC’s potential performance.
http://onsemi.com
4
Test/Measurement
京公网安备 11010802033920号
EEWORLD
