notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the
latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
1
IS42/45S16100F, IS42VS16100F
PIN CONFIGURATIONS
50-Pin TSOP (Type II)
VDD
DQ0
DQ1
VSSQ
DQ2
DQ3
VDDQ
DQ4
DQ5
VSSQ
DQ6
DQ7
VDDQ
LDQM
WE
CAS
RAS
CS
A11
A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
VSS
DQ15
DQ14
VSSQ
DQ13
DQ12
VDDQ
DQ11
DQ10
VSSQ
DQ9
DQ8
VDDQ
NC
UDQM
CLK
CKE
NC
A9
A8
A7
A6
A5
A4
VSS
PIN DESCRIPTIONS
A0-A11
A0-A10
A11
A0-A7
DQ0 to DQ15
CLK
CKE
CS
RAS
Address Input
Row Address Input
Bank Select Address
Column Address Input
Data DQ
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
CAS
WE
LDQM
UDQM
VDD
VSS
VDDQ
VSSQ
NC
Column Address Strobe Command
Write Enable
Lower Bye, Input/Output Mask
Upper Bye, Input/Output Mask
Power
Ground
Power Supply for DQ Pin
Ground for DQ Pin
No Connection
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
IS42/45S16100F, IS42VS16100F
PIN CONFIGURATION
PACKAGE CODE: B 60 BALL TF-BGA (Top View) (10.1 mm x 6.4 mm Body, 0.65 mm Ball Pitch)
1 2 3 4 5 6 7
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
PIN DESCRIPTIONS
A0-A10
A0-A7
A11
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
LDQM, UDQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
VSS DQ15
DQ14 VSSQ
DQ13 VDDQ
DQ12 DQ11
DQ10 VSSQ
DQ9 VDDQ
DQ8
NC
NC
NC
DQ0
VDD
VDDQ DQ1
VSSQ DQ2
DQ4
DQ3
VDDQ DQ5
VSSQ DQ6
NC
VDD
LDQM
RAS
NC
NC
A0
A2
A3
DQ7
NC
WE
CAS
CS
NC
A10
A1
VDD
NC UDQM
NC
CKE
A11
A8
A6
VSS
CLK
NC
A9
A7
A5
A4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
3
IS42/45S16100F, IS42VS16100F
PIN FUNCTIONS
Pin No.
20 to 24
27 to 32
Symbol
A0-A10
Type
Input Pin
Function (In Detail)
A0 to A10 are address inputs. A0-A10 are used as row address inputs during active
command input and A0-A7 as column address inputs during read or write command input.
A10 is also used to determine the precharge mode during other commands. If A10 is
LOW during precharge command, the bank selected by A11 is precharged, but if A10 is
HIGH, both banks will be precharged.
When A10 is HIGH in read or write command cycle, the precharge starts automatically
after the burst access.
These signals become part of the OP CODE during mode register set command input.
A11 is the bank selection signal. When A11 is LOW, bank 0 is selected and when high,
bank 1 is selected. This signal becomes part of the OP CODE during mode register set
command input.
CAS, in conjunction with the RAS and WE, forms the device command. See the
“Command Truth Table” item for details on device commands.
The CKE input determines whether the CLK input is enabled within the device. When is
CKE HIGH, the next rising edge of the CLK signal will be valid, and when LOW, invalid.
When CKE is LOW, the device will be in either the power-down mode, the clock suspend
mode, or the self refresh mode. The CKE is an asynchronous input.
CLK is the master clock input for this device. Except for CKE, all inputs to this device are
acquired in synchronization with the rising edge of this pin.
The CS input determines whether command input is enabled within the device.
Command input is enabled when CS is LOW, and disabled with CS is HIGH. The device
remains in the previous state when CS is HIGH.
DQ0 to DQ15 are DQ pins. DQ through these pins can be controlled in byte units
using the LDQM and UDQM pins.
LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read
mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the
corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to
the HIGH impedance state when LDQM/UDQM is HIGH. This function corresponds to OE
in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When
LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be
written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot
be written to the device.
RAS, in conjunction with CAS and WE, forms the device command. See the “Command
Truth Table” item for details on device commands.
WE, in conjunction with RAS and CAS, forms the device command. See the “Command
I recently want to port the downloaded ffmpege to wince5.0 and wince6.0. The tool I chose is 2005. Now I have the following questions: 1. Can I use tcpmp AP to test ffmpege? If so, do I need to make t...
Below are two very short programs. The only difference is the parameters of the printf statement. However, their output effects are completely different. Because the program is very simple, I will kee...
[postbg]bg7.png[/postbg]I used TMS28335 to generate SPWM through H bridge, and used LTC1968 to convert SPWM sine wave, and used it according to the typical application provided in the LTC1968 manual, ...
In recent years, as energy consumption and environmental protection issues have attracted people's attention, my country's solar photovoltaic power generation industry has shown a rapid development...[Details]
China Energy Storage Network News:
On April 24, State Grid Corporation of China (hereinafter referred to as "SGCC") and China Southern Power Grid Co., Ltd. (hereinafter referred to as "CSGC")...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
When
artificial intelligence
can help humans take on some work, we always divide the responsibilities of both parties very clearly. When humans work, we rarely see
artificial intelligen...[Details]
1. Purpose In actual product release, if the program stored in the MCU Flash is not protected, some illegal companies may read the program in the Flash through an emulator (J-Link, ST-Link, e...[Details]
Using Systick timer to achieve delay 1. SysTick timer characteristics The SysTick timer is a 24-bit down counter, that is, when vlue is decremented to 0, an interrupt is triggered and the load va...[Details]
background After the hardware engineer completed the PCB and schematic design, the routine was modified according to the tutorial of Zhengdian Atom to verify the correctness of the hardware. STM32F...[Details]
introduction In the general project development process, two or more microcontrollers are often required to communicate to complete data transmission. For example, a quadcopter wirelessly transmits d...[Details]
Nowadays, everyone is saying that "technology is people-oriented". The essence of the development of technology is to serve the improvement of the quality of life of human beings. Automated driving...[Details]
Different from 51, AVR and other single-chip microcomputers, the clock signal sources of msp430 include LFXT1, XT2 and DCO. 1. LFXT1: It can connect high-speed and low-speed crystal oscillators. In l...[Details]
This is also a routine in the development board, with explanations of the key points. The program is as follows: /********************************************************* Program notes: First...[Details]
The implementation of CAN driver under embedded operating system Android requires not only adding CAN driver device in Linux kernel, but also implementing the call of Android HAL layer. Taking S5...[Details]
As the weather gets colder, the way the north and south spend the winter has become a hot topic and people talk about it. Although the north is particularly cold, because there is heating, it can s...[Details]
As photovoltaic power stations come into people's view, people are paying more and more attention to them. Recently, some netizens asked me how to match the inverter and components of photovoltaic ...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
