DG306ABK datasheet, PDF - EEWORLD Datasheet

DG306ABK: DescriptionAnalog Switch ICs CMOS Analog Switches; CategoryAnalog mixed-signal IC The signal circuit; File Size1MB，9 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html

Download Datasheet Parametric View All

DG306ABK Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DG306ABK	-	-	View	Buy Now

Analog Switch ICs CMOS Analog Switches

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Maxim
Parts packaging code	DIP
package instruction	0.300 INCH, CERDIP-14
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DPST
JESD-30 code	R-GDIP-T14
JESD-609 code	e0
length	19.43 mm
Humidity sensitivity level	1
Maximum negative supply voltage (Vsup)	-18 V
Negative supply voltage minimum (Vsup)	-5 V
Nominal Negative Supply Voltage (Vsup)	-15 V
normal position	NO
Number of channels	2
Number of functions	2
Number of terminals	14
Nominal off-state isolation	62 dB
Maximum on-state resistance (Ron)	50 Ω
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
output	SEPARATE OUTPUT
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	240
power supply	+-15 V
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	5 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
Maximum disconnect time	150 ns
Maximum connection time	250 ns
switch	BREAK-BEFORE-MAKE
technology	CMOS
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	7.62 mm

19-0310; Rev 1; 5/04

________________________________________________________________

Maxim Integrated Products

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

Qsys system uses NiosII and custom AvalonMM slave interface to generate the system without reset input port?: I customized a hardware algorithm for finding the greatest common divisor of two numbers a and b, and then connected it to the Qsys system using the avalon MM slave device interface. The system includ...; zpccx FPGA/CPLD

ucos: Hello everyone, I've recently been learning about the ucos system. In the OSTickISR function, there is an OSIntNesting. What is the function of this variable? ? ? ?...; jinzhongxiao Real-time operating system RTOS

We have officially resumed work. Have all the measures been implemented?: Is there anyone checking your temperature at the door of your company? Do you all wear masks and gloves to work? Do you disinfect before entering the company? . . ....; led2015 Talking

List of FPGA Logic Design Considerations: This is a list of things to note in logic design. Errors caused by this often make the design unreliable or slow. In order to improve design performance and increase reliability at speed, you must mak...; eeleader FPGA/CPLD

Analysis of a very classic triode switching circuit: Very simple, detailed and practical analysis of the classic triode switching circuit...; linda_xia Analog electronics

China Video Tutorial Base: Let's share good resources. Haha, I think it's good. I'd like to give it a thumbs up [url=http://www.shpnet.cn/index.php?fromuid=94385]China Video Tutorial Base[/url]...; jackfool Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components