EEWORLDEEWORLDEEWORLD

Part Number

Search

MAX265BCWI+T

Description
Active Filters Pin-Prog Universal Switched-Cap
CategoryAnalog mixed-signal IC    filter   
File Size940KB,26 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric View All

MAX265BCWI+T Overview

Active Filters Pin-Prog Universal Switched-Cap

MAX265BCWI+T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMaxim
Parts packaging codeSOIC
package instructionSOP, SOP28,.5
Contacts28
Reach Compliance Codecompliant
ECCN codeEAR99
Active filter typeSWITCHED CAPACITOR FILTER
Center frequency or cutoff frequency maximum range40 kHz
Center frequency or cutoff frequency minimum range0.0004 kHz
JESD-30 codeR-PDSO-G28
JESD-609 codee3
length17.9 mm
Humidity sensitivity level1
Maximum negative supply voltage (Vsup)-6.3 V
Negative supply voltage minimum (Vsup)-2.37 V
Nominal Negative Supply Voltage (Vsup)-5 V
Number of functions2
Number of terminals28
Maximum operating temperature70 °C
Minimum operating temperature
Order2ND
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP28,.5
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
poles and zeros2 AND 0
power supply+-2.5/+-5/5 V
Certification statusNot Qualified
responseUNIVERSAL
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)6.3 V
Minimum supply voltage (Vsup)2.37 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
transfer characteristicsPIN OR RESISTOR PROGRAMMABLE
width7.5 mm
19-0352; Rev 2; 7/02
Microprocessor Programmable
Universal Active Filters
General Description
The MAX260/MAX261/MAX262 CMOS dual second-
order universal switched-capacitor active filters allow
microprocessor control of precise filter functions. No
external components are required for a variety of band-
pass, lowpass, highpass, notch, and allpass configura-
tions. Each device contains two second-order filter
sections that place center frequency, Q, and filter oper-
ating mode under programmed control.
An input clock, along with a 6-bit f
0
program input,
determine the filter's center or corner frequency without
affecting other filter parameters. The filter Q is also pro-
grammed independently. Separate clock inputs for
each filter section operate with either a crystal, RC net-
work, or external clock generator.
The MAX260 has offset and DC specifications superior
to the MAX261 and MAX262 and a center frequency
(f
0
) range of 7.5kHz. The MAX261 handles center fre-
quencies to 57kHz, while the MAX262 extends the cen-
ter frequency range to 140kHz by employing lower
clock-to-f
0
ratios. All devices are available in 24-pin DIP
and small outline packages in commercial, extended,
and military temperature ranges.
o
Filter Design Software Available
o
Microprocessor Interface
o
64-Step Center Frequency Control
o
128-Step Q Control
o
Independent Q and f
0
Programming
o
Guaranteed Clock to f
0
Ratio-1% (A grade)
o
75kHz f
0
Range (MAX262)
o
Single +5V and ±5V Operation
Features
MAX260/MAX261/MAX262
Ordering Information
PART
MAX260ACNG
MAX260BCNG
MAX260AENG
MAX260BENG
MAX260ACWG
MAX260BCWG
MAX260AMRG
MAX260BMRG
TEMP RANGE
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
0°C to +70°C
0°C to +70°C
-55°C to +125°C
-55°C to +125°C
PACKAGE
Plastic DIP
Plastic DIP
Plastic DIP
Plastic DIP
Wide SO
Wide SO
CERDIP
CERDIP
ACCURACY
1%
2%
1%
2%
1%
2%
1%
2%
Applications
µP-Tuned Filters
Anti-Aliasing Filters
Digital Signal Processing
Adaptive Filters
Signal Analysis
Phase-Locked Loops
*All
devices—24-pin packages 0.3in-wide packages
Ordering Information continued at end of data sheet.
Pin Configurations
Functional Diagram
TOP VIEW
BP
A
1
N.C. 2
24 LP
A
23 IN
B
22 LP
B
21 BP
B
BP
A
1
OP OUT 2
HP
A
3
OP IN 4
IN
A
5
D1 6
A3 7
CLK OUT 8
V
+
9
A2 10
CLK
A
11
CLK
B
12
24 LP
A
23 IN
B
22 LP
B
21 BP
B
INPUT
IN
+5V
V
+
LP HP
FILTER
A
BP
IN
LP HP BP
FILTER
B
OUTPUT
HP
A
3
N.C. 4
IN
A
5
D1 6
MAX260
20 D0
19 OSC OUT
18 GND
17 V
-
16 WR
15 A0
14 HP
B
13 A1
MAX261
MAX262
20 HP
B
19 D0
18 OSC OUT
17 GND
16 V
-
15 WR
14 A0
13 A1
GND
A3 7
CLK OUT 8
V
+
9
-5V
V
-
CLK
A
MAX260
MAX261
MAX262
OSC CLKOUT
CLK
B
PROGRAM
INPUTS
CRYSTAL
FOURTH-ORDER BANDPASS FILTER
A2 10
CLK
A
11
CLK
B
12
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
I'm depressed today
I found it troublesome to debug the C1 version of 9B96 on the board, so I replaced it with a C3 version with a hot hair dryer. It turned out to be easy to blow it off, but there was a lack of cold sol...
fengzhang2002 Microcontroller MCU
Program for single chip password lock
I have a program for a single-chip password lock. The specific function is [color=magenta] This example shows how to use 8051, LCD display and 4ⅹ4 keypad to make a password lock. PORT 1 is connected t...
LINGERZHE MCU
A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1764  361  282  365  64  36  8  6  2  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号