EP1C4Q400C8ES datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C4Q400C8ES

EP1C4Q400C8ES: DescriptionFPGA, 5980 CLBS, 275 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size755KB，104 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C4Q400C8ES Overview

FPGA, 5980 CLBS, 275 MHz, PQFP144

EP1C4Q400C8ES Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
state	ACTIVE
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
organize	5980 CLBS
Maximum FCLK clock frequency	275 MHz
Number of configurable logic modules	5980
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Section I. Cyclone FPGA

Family Data Sheet

This section provides designers with the data sheet specifications for

Cyclone

devices. The chapters contain feature definitions of the internal

architecture, configuration and JTAG boundary-scan testing information,

DC operating conditions, AC timing parameters, a reference to power

consumption, and ordering information for Cyclone devices.

This section contains the following chapters:

■

Chapter 1. Introduction

Chapter 2. Cyclone Architecture

Chapter 3. Configuration & Testing

Chapter 4. DC & Switching Characteristics

Chapter 5. Reference & Ordering Information

Revision History

Refer to each chapter for its own specific revision history. For information

on when each chapter was updated, refer to the Chapter Revision Dates

section, which appears in the complete handbook.

Altera Corporation

Section I–1

Preliminary

1. Introduction

C51001-1.4

Introduction

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 640 megabits per second (Mbps), and 66- and

33-MHz, 64- and 32-bit peripheral component interconnect (PCI), for

interfacing with and supporting ASSP and ASIC devices. Altera also

offers new low-cost serial configuration devices to configure Cyclone

devices.

The following shows the main sections in the Cyclone FPGA Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–12

Embedded Memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18

Global Clock Network & Phase-Locked Loops. . . . . . . . . . . 2–29

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–39

Power Sequencing & Hot Socketing . . . . . . . . . . . . . . . . . . . . 2–55

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

SignalTap II Embedded Logic Analyzer . . . . . . . . . . . . . . . . . 3–5

Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–5

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–8

Timing Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9

Software. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Altera Corporation

January 2007

1–1

Preliminary

Recommended Resources

Micro powerful remote control circuit a

CD4541 cadmium nickel battery automatic charging circuit diagram

Output adjustable voltage regulator circuit

Low Cost Low Dropout Linear Regulator Circuit

UC3842 pulse width modulator internal block diagram

555 home appliance finger touch protector circuit

24-bit A/D Converter CS5532 and Its Application: CS5532 is a low-noise 24-bit △-∑ type A/D converter. This paper describes in detail the structure, composition, functional characteristics and working mode of CS5532, and uses high-precision......; zzzzer16 Analog electronics

I am a high frequency person, I would like to recommend a high frequency group, welcome to join the discussion: [i=s]This post was last edited by paulhyde on 2014-9-15 09:06[/i] 89789552...; 鉴主13楼 Electronics Design Contest

How to configure registers for audio sampling chip using stm32f411 microcontroller: I am an FPGA developer. However, when using FPGA to configure the audio sampling chip tlv32, I need to use stm32f411 to configure the sampling chip using the i2c bus protocol. I don't know how to conf...; whllieying stm32/stm8

Wireless camera components: Keywords: Wireless camera consists of two parts: video circuit and audio circuit. The video part mainly consists of optical system, camera device, preamplifier, synchronous scanning system, control sy...; gzycxfj Industrial Control Electronics

Please explain why AVRMega128 accesses DS3231SN data incorrectly: I recently built a board and used Mega128 to access DS3231SN, but the data read is always 0. I don't know why. Please help me look at the code and see where the problem is. Thank you. The pull-up resi...; doleph Microchip MCU

Recommended FPGA Learning Resources (XII) - CPLD/FPGA Common Modules and Integrated System Design Examples: : [align=center][font=宋体][size=4][b]FPGA Essence Learning Resource Recommendation (Twelve) --[/b][/size][/font][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=18px]CPLD／FPGA Common ...; tiankai001 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components