EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9458502HUX

Description
EEPROM Module, 128KX32, 250ns, Parallel, CMOS, HIP-66
Categorystorage   
File Size3MB,939 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Parametric View All

5962-9458502HUX Overview

EEPROM Module, 128KX32, 250ns, Parallel, CMOS, HIP-66

5962-9458502HUX Parametric

Parameter NameAttribute value
MakerWhite Electronic Designs Corporation
package instructionHIP-66
Reach Compliance Codeunknown
Is SamacsysN
Maximum access time250 ns
Other featuresUSER CONFIGURABLE AS 512K X 8
Spare memory width16
JESD-30 codeS-XHIP-P66
JESD-609 codee0
length30.1 mm
memory density4194304 bit
Memory IC TypeEEPROM MODULE
memory width32
Number of functions1
Number of terminals66
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX32
Package body materialUNSPECIFIED
encapsulated codeHIP
Package shapeSQUARE
Package formIN-LINE
Parallel/SerialPARALLEL
Programming voltage5 V
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.84 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationHEX
width30.1 mm
Maximum write cycle time (tWC)10 ms
Base Number Matches1
NOT MEASUREMENT
SENSITIVE
MIL-HDBK-103AP
6 MARCH 2014
SUPERSEDING
MIL-HDBK-103AN
12 SEPTEMBER 2013
DEPARTMENT OF DEFENSE
HANDBOOK
LIST OF STANDARD MICROCIRCUIT DRAWINGS
This handbook is for guidance only. Do not cite this document
as a requirement.
AMSC N/A
FSC 5962
How to read external RAM in FPGA
[color=#FF0000]Hardware connection:[/color] MCU's P0, P2, WR, ALE connect to FPGA. [color=#FF0000]MCU sends:[/color] Definition --#define SendOrder *((volatile unsigned char xdata *)(0x0709)) Example ...
zlp19871223 Embedded System
I want to install a battery on a signal generator.
[i=s] This post was last edited by paulhyde on 2014-9-15 09:28 [/i] I am using a PICK microcontroller to generate waveforms using DDS but I don't know what the requirements and precautions are. Please...
mkmmk Electronics Design Contest
【Design Tools】Latest information on Xilinx automotive electronics
1. Automotive driver assistance systems : using the processing power of FGPA . 2. Graphics revolution in automotive instrument design using FPGA ....
GONGHCU FPGA/CPLD
About the problem of calling MediaPlayer control in Windows Mobile 5.0! Urgent!
I am now calling mediaplayer in Windows Mobile 5.0 to play video and audio! Playing, pausing, etc. are all fine through interfaces such as IWMPPlayer and IWMPControls! The problem now is that when I c...
fdsa235236 Embedded System
Where can I find the delay parameters of the FPGA in the calculation of the SDRAM clock phase shift?
The calculation formula for SDRAM clock phase shift is given in Altera's official manual Embedded Peripheral IP User Guide. The document says that the FPGA delay parameters are in the compiled file, b...
jiabujia FPGA/CPLD
The latest arrangements and precautions for the 2013 National Games
[i=s] This post was last edited by paulhyde on 2014-9-15 03:39 [/i]...
kjxz2011 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 123  2344  1654  2744  960  3  48  34  56  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号