LFSPXO056302Reel datasheet, PDF

Datasheet> All Categories > Passive components> LFSPXO056302Reel

LFSPXO056302Reel: DescriptionStandard Clock Oscillators 100MHz 2.5V 50ppm -40C +85C; CategoryPassive components; File Size874KB，2 Pages; ManufacturerIQD Frequency Products; Environmental Compliance

Download Datasheet Parametric View All

LFSPXO056302Reel Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LFSPXO056302Reel	-	-	View	Buy Now

LFSPXO056302Reel Overview

Standard Clock Oscillators 100MHz 2.5V 50ppm -40C +85C

LFSPXO056302Reel Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IQD Frequency Products
Product Category	Standard Clock Oscillators
RoHS	Details
Frequency	100 MHz
Frequency Stability	50 PPM
Operating Supply Voltage	2.5 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7.2 mm
Width	5.2 mm
Height	1.4 mm
Packaging	Reel
Type	Ceramic Surface Mount Crystal Oscillator
Duty Cycle - Max	60 %
Factory Pack Quantity	1000

Preview

Download Datasheet

View All

Crystal Clock Oscillator Specification

Part No. + Packaging:

LFSPXO056302Reel

Description

LVPECL output crystal oscillator using a high frequency

fundamental crystal to give very low jitter. Hermetically sealed

ceramic package with a seam sealed metal lid.

Model

IQXO-621

Model Issue number

Frequency Parameters

Frequency

Frequency Stability

Operating Temperature Range

Ageing

Electrical Parameters

100.0MHz

±50.00ppm

-40.00 to 85.00°C

±3ppm max per year @ 25°C

Supply Voltage

Current Draw

Output Details

2.5V ±5%

70.00mA

Outline (mm)

Output Compatability

Drive Capability

Rise and Fall Time

Duty Cycle

Output Voltage Levels:

Output Low (VoL): 1.095V max

Output High (VoH): 1.475V min

Output Control

LVPECL

50Ω terminated to Vs-2.0V

0.5ns max

45/55%

Enable/Disable:

Logic ‘1’ (70% Vs min) to pad 1 enables oscillator output.

Logic ‘0’ (30% Vs max) to pad 1 disables oscillator output; the

oscillator output goes to the high impedance state.

No connection to pad 1 enables oscillator output.

Standby Current: 10μA max

Noise Parameters

Test Circuit

Phase Jitter (12kHz to 20MHz): 1ps rms max

Environmental Parameters

Storage Temperature Range: –55 to 125°C

Shock: MIL-STD-202, Method 213, Condition E: 1000G,

0.5ms, half sine wave.

Vibration: MIL-STD-883, Method 2007, Condition A: 20G

Compliance

RoHS Status (2011/65/EU)

REACh Status

MSL Rating (JDEC-STD-033):

Packaging Details

Compliant

Not Applicable

Pack Style: Reel

Pack Size: 1,000

Tape & reel in accordance with EIA-481-D

Alternative packing option available

Sales Office Contact Details:

UK: +44 (0)1460 270200

Germany: 0800 1808 443

France: 0800 901 383

USA: +1.760.318.2824

Email: info@iqdfrequencyproducts.com

Web: www.iqdfrequencyproducts.com

Page 1 of 2

Recommended Resources

Inductive anti-theft alarm circuit using field effect tube

SH-903 Holiday Lights ASIC

Practical circuit to reverse output polarity circuit diagram

Nickel Cadmium Battery Short Circuit Eliminator 2

Little Swan Fangtai type range hood circuit diagram

Nokia 8210 mobile phone travel charger circuit

FPGA integrated circuit written test and interview questions and answers 20171012 (serial to be continued): [align=left] [/align][align=left] [/align][align=left] [/align][align=center]FPGA/Integrated Circuit[/align][align=center]Written Interview Questions and Answers[ /align][align=left] [/align][align=le...; xuehua_12 FPGA/CPLD

Anti-electromagnetic interference technology in signal transmission: During the transmission process of the large centrifugal compressor condition monitoring system, the vibration and temperature signals are subject to unknown electromagnetic interference, causing irre...; 18015858399 TI Technology Forum

Two FPGA boards: [i=s] This post was last edited by Shuiqingwuyu on 2015-5-17 20:54 [/i] [b](The first one has been released) [/b] The first one is suitable for getting started with FPGA. I bought it with privileges. ...; 水清无鱼 Buy&Sell

ADI Power Supply Design Guide: ADI Power Supply Design Guide...; 欧阳疯 Power technology

msp430 about ADC and keyboard interrupt nesting: [i=s] This post was last edited by paulhyde on 2014-9-15 04:00 [/i] ADC sampling interrupt and keyboard interrupt cannot be used together. There is no problem with the individual modules. Why is this?...; dqkong_90 Electronics Design Contest

Question about ISA bus, I/O Read pin: The IO Read pin should be at a low level when there is input, and should be always high when there is no input, but mine is 2.5V, and it should be 4.8V if it is high. This causes the industrial comput...; csfang Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components