EEWORLDEEWORLDEEWORLD

Part Number

Search

DM15DD102JO3-RHTR02

Description
MICA CAPACITORS
File Size564KB,18 Pages
ManufacturerSharma
Websitehttp://www.sharmacomponents.com/
Download Datasheet View All

DM15DD102JO3-RHTR02 Overview

MICA CAPACITORS

Sharma Mica Capacitors
Page 1
Quick Reference
Series
DM05
DM10
DM12
DM15
DM19
DM20
DM30
DM42
Features
Lead Spacing: 3.05 +/-0.8 mm
Lead Spacing: 3.57 +/-0.8 mm
Lead Spacing: 5.00 +/-0.8 mm
Lead Spacing: 5.95 +/-0.8 mm
Lead Spacing: 8.73 +/-0.8 mm
Lead Spacing: 11.11 +/-0.8 mm
Lead Spacing: 11.11 +/-0.8 mm High Capacitance
Lead Spacing: 26.99 +/-0.8 mm High Capacitance
Packaging Specifications
Page
7
9
10
11
13
15
17
17
18
Tel: (949)642-7324
SECI Engineers & Buyers' Guide
Fax: (949)642-7327
【sram】Please tell me the No.4 Back to Back write operation timing of IS61LV25616
The timing is as attached:I would like to ask if back to back write means continuous write? Specific application: There is a large amount of data to read/write SRAM, does SRAM have block operation? If...
threetigher DSP and ARM Processors
After discrete spectrum interpolation?
I would like to ask you, what will happen after the discrete spectrum is interpolated? For example, I have a 28.8MHz signal with a rate of 61.44MSPS, and I interpolate it by 2 times to a rate of 122.8...
eeleader-mcu FPGA/CPLD
How Car Electronic Anti-theft Tracking System Works
People who are familiar with mobile phones know that mobile phones have positioning functions. By sending the specified letters to a specific number, you can get a text message reply to inform you of ...
rhcaxiu Sensor
EEWORLD University Hall----Industrial Application and Innovation of TI DLP Technology
Industrial Application and Innovation of TI DLP Technology : https://training.eeworld.com.cn/course/3677...
wanglan123 Talking
Good things to learn VHDL
:hug: :hug: :hug: :victory:...
lzx_718 FPGA/CPLD
[Project source code] Audio acquisition + FFT spectrum analysis + VGA display spectrum value based on FPGA
It's not original, I downloaded it from the Internet, but I made some modifications. The original program used registers to implement 9K of memory, which consumed a lot of logic resources. I changed i...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 143  1292  14  529  924  3  26  1  11  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号