EEWORLDEEWORLDEEWORLD

Part Number

Search

DL-5530S-C310-T

Description
1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
CategoryWireless rf/communication    Optical fiber   
File Size109KB,2 Pages
ManufacturerOptoway
Websitehttp://www.optoway.com
Download Datasheet Parametric View All

DL-5530S-C310-T Overview

1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE

DL-5530S-C310-T Parametric

Parameter NameAttribute value
MakerOptoway
Reach Compliance Codecompli
Base Number Matches1
Optoway
1270 nm ~ 1610 nm DFB LD MODULES
2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
FEATURES
²
²
²
²
²
²
18-wavelength CWDM: from 1270 nm to 1610 nm, each Step 20 nm
High reliability, long operation life
0
ºC
~+70
ºC
operation
Up to 2.5 Gbps Operation
Single frequency operation with high SMSR
Build-in InGaAs monitor
DL-5500S-CXX0
DL-5500S-CXX0 Series
********************************************************************************************************************************************************
*******************************************************************************************************************************************************
APPLICATION
OC-3, OC-12, OC-48, and Gigabit Ethernet Optical communication system
DESCRIPTION
DL-5500S-CXX0 series are MQW-DFB laser diodes that provide a durable, single frequency
oscillation with emission wavelength from 1270 nm to 1610 nm CWDM, each step 20 nm.
ELECTRICAL AND OPTICAL CHARACTERISTICS (T
C
=25
°C)
Symbol
I
th
I
OP
V
OP
P
f
Parameter
Threshold Current
Operating Current
Operating Voltage
CW
CW, I
th
+20mA
CW, I
th
+20mA
1.0
2.0
λ-3
30
Test Conditions
Min.
Typ.
10
35
1.2
-
-
λ
35
150
-
50
10
10
15
-
±1.5
Max.
20
50
1.5
-
-
λ+2
Unit
mA
mA
V
mW
nm
dB
ps
dB
μA
nA
pF
Optical Output Power
CW, I
th
+20mA
Part No: DL-552XS- CXX0
DL-553XS- CXX0
Center Wavelength
Side Mode Suppression Ratio
Rise And Fall Times
CW, I
th
+20mA
CW, I
th
+20mA
I
F
=I
th
, I
th
+20mA,20~ 80%
APC, 0~+70
ºC
CW, I
th
+20mA,V
RD
=1V
V
RD
=5V
V
RD
=5V, f=1MHz
λc
SMSR
t
r
, t
f
ΔP
f
/ P
f
Tracking Error
I
m
I
D
C
t
PD Monitor Current
PD Dark Current
PD Capacitance
Note: Central CWDM wavelength is from 1270 nm to 1610 nm, each step 20 nm.
ABSOLUTE MAXIMUM RATINGS (T
C
=25
ºC)
Symbol
P
o
V
RL
V
RD
I
FD
T
opr
T
stg
Parameter
Optical Output Power (552XS/553XS)
LD Reverse Voltage
PD Reverse Voltage
PD Forward Current
Operating Temperature
Storage Temperature
Ratings
1.5 / 3
2
10
1.0
0~+70
-40~+85
Unit
mW
V
V
mA
ºC
ºC
********************************************************************************************************************************************************
OPTOWAY TECHNOLOGY INC.
No.38, Kuang Fu S. Road, Hu Kou, Hsin Chu Industrial Park, Hsin Chu, Taiwan 303
Tel: 886-3-5979798
Fax:886-3-5979737
e-mail: sales@optoway.com.tw
http: // www.optoway.com.tw
12/1/2003 V1.1
GPMC and FPGA
When using GPMC to communicate with FPGA, how should I access the memory of the FPGA device to get faster speed? Should I use copy_to_user or mmap?...
aa421701136 DSP and ARM Processors
CC2538 (connect): Can not find ICE-Pick CC2650 cannot use JLINK
Some time ago, I bought CC2650STK (CC2650 SensorTag) version V1.3 at a forum activity. Today, I get this error when using Jlink debugging: Mon Aug 08, 2016 22:42:15: Fatal error: CC2538 (connect):Can ...
littleshrimp Wireless Connectivity
Is there a resource manager for EVC programming under WCE emulator? Where is it? Thanks!
Thank you all for this question! HOHO...
luckyboy Embedded System
Help, we are making a DC-AC module, do you have a schematic diagram?
[i=s]This post was last edited by paulhyde on 2014-9-15 04:08[/i] There is also some knowledge about PWM and SPWM waves. I searched on Baidu but don’t quite understand how to get SPWM waves?...
范宇橙 Electronics Design Contest
Several useful download articles in the process of learning Z-Stack
This article is worth referring to when learning Z-Stack. [[i] This post was last edited by lvhoujun on 2011-9-19 19:52 [/i]]...
lvhoujun RF/Wirelessly
UCF Constraint Series - Pin Constraints
For example: module design_top(clk, A, B, C, D, E); endmodule Then NET "A" LOC = "E2" ; NET "B" LOC = "E3" | IOSTANDARD = SSTL2_II ; NET "C" LOC = "B15" ; NET "D" IOSTANDARD = SSTL2_II ; The above is ...
樱雅月 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2924  2831  2075  2455  2175  59  58  42  50  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号