EEWORLDEEWORLDEEWORLD

Part Number

Search

F601KG682M630L

Description
Film Capacitors
CategoryPassive components   
File Size355KB,13 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

F601KG682M630L Online Shopping

Suppliers Part Number Price MOQ In stock  
F601KG682M630L - - View Buy Now

F601KG682M630L Overview

Film Capacitors

F601KG682M630L Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerKEMET
Product CategoryFilm Capacitors
MMK
• Metallized polyester
• According to CECC 30401-042, IEC 60384-2, DIN 44122
L
RoHS
Compliant
B
typical applications
Bypassing, signal coupling. General
purpose for highest reliability.
construction
Metallized polyester film capacitor. Radial
leads of tinned wire are electrically welded
to the contact metal layer on the ends of
the capacitor winding. Encapsulation in
self-extinguishing material meeting the
requirements of UL 94V-0.
H
0.5
p
d
b
l
technical data
Rated voltage U
R
, VDC
Rated voltage U
R
, VAC
Capacitance, µF
Capacitance tolerance
Category temperature range
Voltage derating
Rated temperature
Climatic category
Test voltage
50
30
63
40
100
63
250
160
400
200
630
220
1000
250
p
p
7.5 ± 0.4
5.0 ± 0.4
10.0 ± 0.4
7.5 ± 0.4
15.0 ± 0.4
10.0 ± 0.4
15.0 ± 0.4
22.5 ± 0.4
22.5 ± 0.4
27.5 ± 0.4
27.5 ± 0.4
37.5 ± 0.5
37.5 ± 0.5
d
d
std l max l
std I max I
4
+1
+1
4
6
-1
+1
4
6
-1
+1
4
4
6
-1
+1
4
+1
6
-1
4
+1
6
-1
+1
4
b
b
0.001 0.001 0.001 0.001 0.001 0.001 0.001
–10.0 –82
–82
–39
–18
–6.8 –4.7
±20%, ±10% standard, ±5%.
–55 ... +100°C
Above +85°C DC and AC voltage derating is 1.25%/°C.
+85°C
IEC 60068-1, 55/100/56
DIN 40040, FME
–55 ... +100°C (+125°C)
Average relative humidity ≤ 75 %
RH = 95% for 30 days per year.
RH = 85% for further days limited by average value per
year, occasional slight condensation permitted.
1.6 x U
R
VDC for 2s
Max. 2% after a 2 year storage period at a temperature
of +10 ... +40°C and a relative humidity of 40...60%.
Operational life > 200 000 h.
Failure rate < 3 FIT, T = +40°C, U = 0.5 x U
R
.
Failure criteria according to DIN 44122.
0.6
0.5
0.6
0.6
0.8
0.6
0.8
0.8
0.8
0.8
0.8
1.0
1.0
20
20
± 0.4
± 0.4
30
20
± 0.4
± 0.4
30
± 0.4
30 ± 0.4
30
± 0.4
± 0.4
30
30
± 0.4
± 0.4
30
30 ± 0.4
30
± 0.7
30 ± 0.7
Z (Ω)
10
1.0
0.0
0.1
01
0.0
1
0.1
0.01
1
0.1
1.0
10
100 MHz
Capacitance drift
Reliability
Resonance frequencies
MMK 5
Z (Ω)
10
1.0
Maximum pulse
steepness:
Temperature coefficient
Self inductance
dU/dt according to article table. For peak to peak
voltages lower than rated voltage (U
pp
< U
R
), the
specified dU/dt can be multiplied by the factor U
R
/U
pp
.
+400 (±200) ppm/°C at 1 kHz
Approximately 6 nH/cm for the total length of capacitor
winding and the leads.
0.0
0.1
1
0.0
01
0.1
1.0
0.01
10
22
0.1
1.0
10
100 MHz
environMental test data
Damp heat test
Endurance test
Test conditions:
Test criteria:
Test conditions:
Test criteria:
T = +40°C, RH = 93%, t = 56 days.
∆ C/C ≤ ±5%,
∆ tanδ ≤ 0.005 (1kHz),
IR after test 0.5 x IR min.
T = +100°C, U = 1.25 x (0.8 x U
R
),
t = 2000 h.
∆ C/C ≤ ±5%,
∆ tanδ ≤ 0.005 (1kHz)
∆ tanδ ≤ 0.010 (100kHz)
IR after test 0.5 x IR min.
Resonance frequencies
MMK7.5 ... 37.5
CyloneIII AS mode was downloaded successfully, but the program does not run. Please help me.
[color=#333333][font=微软雅黑, arial][size=16px]After downloading, power off, unplug the download cable, and power on again, the program does not run. In addition, the JTAG mode configuration is successfu...
bianhao FPGA/CPLD
USB communication problem between PC and ARM, hope someone can give me some advice
My arm has a wince5.0 system, which is connected to a pc via USB. I want to achieve real-time communication between the two: write an application on the arm and the pc respectively, so that both sides...
ersuo4s ARM Technology
A small question about C language.
structS1{unsigned char a;unsigned shortb;unsigned char c;unsigned long d;};char ar[10]={0xaa,0x01,0x03,0x12,0xfb,0xaa,0x01,0x03,0x12,0xfb};int main(void) {struct S1 *str, stru;[color=#ff0000] str=ar;[...
739669351 Programming Basics
2005 Electronic Competition Collection
[i=s] This post was last edited by paulhyde on 2014-9-15 03:53 [/i] The most complete and powerful collection of 2005 e-sports competitions...
liangheng Electronics Design Contest
How about this LED power supply? It feels awesome
Just put together a few parts to drive 14 LEDs in series. . ....
wgsxsm LED Zone
In VHDL, use two edges of a clock (rising edge, falling edge) to modify the same signal.
Solution: Use "exclusive or" (xor) logic. An example is as follows:process (CLK)beginif rising_edge(CLK) thenSIG_R ISE _OUTend if;end process;process (CLK)beginif falling_edge(CLK) thenSIG_FALL_OUTend...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1918  1007  2861  2674  2713  39  21  58  54  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号