EEWORLDEEWORLDEEWORLD

Part Number

Search

F601KE562J250R

Description
Film Capacitors
CategoryPassive components   
File Size355KB,13 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

F601KE562J250R Online Shopping

Suppliers Part Number Price MOQ In stock  
F601KE562J250R - - View Buy Now

F601KE562J250R Overview

Film Capacitors

F601KE562J250R Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerKEMET
Product CategoryFilm Capacitors
MMK
• Metallized polyester
• According to CECC 30401-042, IEC 60384-2, DIN 44122
L
RoHS
Compliant
B
typical applications
Bypassing, signal coupling. General
purpose for highest reliability.
construction
Metallized polyester film capacitor. Radial
leads of tinned wire are electrically welded
to the contact metal layer on the ends of
the capacitor winding. Encapsulation in
self-extinguishing material meeting the
requirements of UL 94V-0.
H
0.5
p
d
b
l
technical data
Rated voltage U
R
, VDC
Rated voltage U
R
, VAC
Capacitance, µF
Capacitance tolerance
Category temperature range
Voltage derating
Rated temperature
Climatic category
Test voltage
50
30
63
40
100
63
250
160
400
200
630
220
1000
250
p
p
7.5 ± 0.4
5.0 ± 0.4
10.0 ± 0.4
7.5 ± 0.4
15.0 ± 0.4
10.0 ± 0.4
15.0 ± 0.4
22.5 ± 0.4
22.5 ± 0.4
27.5 ± 0.4
27.5 ± 0.4
37.5 ± 0.5
37.5 ± 0.5
d
d
std l max l
std I max I
4
+1
+1
4
6
-1
+1
4
6
-1
+1
4
4
6
-1
+1
4
+1
6
-1
4
+1
6
-1
+1
4
b
b
0.001 0.001 0.001 0.001 0.001 0.001 0.001
–10.0 –82
–82
–39
–18
–6.8 –4.7
±20%, ±10% standard, ±5%.
–55 ... +100°C
Above +85°C DC and AC voltage derating is 1.25%/°C.
+85°C
IEC 60068-1, 55/100/56
DIN 40040, FME
–55 ... +100°C (+125°C)
Average relative humidity ≤ 75 %
RH = 95% for 30 days per year.
RH = 85% for further days limited by average value per
year, occasional slight condensation permitted.
1.6 x U
R
VDC for 2s
Max. 2% after a 2 year storage period at a temperature
of +10 ... +40°C and a relative humidity of 40...60%.
Operational life > 200 000 h.
Failure rate < 3 FIT, T = +40°C, U = 0.5 x U
R
.
Failure criteria according to DIN 44122.
0.6
0.5
0.6
0.6
0.8
0.6
0.8
0.8
0.8
0.8
0.8
1.0
1.0
20
20
± 0.4
± 0.4
30
20
± 0.4
± 0.4
30
± 0.4
30 ± 0.4
30
± 0.4
± 0.4
30
30
± 0.4
± 0.4
30
30 ± 0.4
30
± 0.7
30 ± 0.7
Z (Ω)
10
1.0
0.0
0.1
01
0.0
1
0.1
0.01
1
0.1
1.0
10
100 MHz
Capacitance drift
Reliability
Resonance frequencies
MMK 5
Z (Ω)
10
1.0
Maximum pulse
steepness:
Temperature coefficient
Self inductance
dU/dt according to article table. For peak to peak
voltages lower than rated voltage (U
pp
< U
R
), the
specified dU/dt can be multiplied by the factor U
R
/U
pp
.
+400 (±200) ppm/°C at 1 kHz
Approximately 6 nH/cm for the total length of capacitor
winding and the leads.
0.0
0.1
1
0.0
01
0.1
1.0
0.01
10
22
0.1
1.0
10
100 MHz
environMental test data
Damp heat test
Endurance test
Test conditions:
Test criteria:
Test conditions:
Test criteria:
T = +40°C, RH = 93%, t = 56 days.
∆ C/C ≤ ±5%,
∆ tanδ ≤ 0.005 (1kHz),
IR after test 0.5 x IR min.
T = +100°C, U = 1.25 x (0.8 x U
R
),
t = 2000 h.
∆ C/C ≤ ±5%,
∆ tanδ ≤ 0.005 (1kHz)
∆ tanδ ≤ 0.010 (100kHz)
IR after test 0.5 x IR min.
Resonance frequencies
MMK7.5 ... 37.5
Positive and negative power supplies made by myself
[i=s] This post was last edited by paulhyde on 2014-9-15 03:05 [/i] A power supply that can output positive and negative 12 volts and positive and negative 5 volts. I made this circuit myself....
songping97629 Electronics Design Contest
Waveform Generator
Help meRequirements: Use 51 single chip microcomputer and dac0832 to design square wave, sawtooth wave, triangle wave, trapezoidal wave, and the waveform polarity period is variableRequest code schema...
matter MCU
Push-pull circuit
Why is the lower arm PNP transistor of the H-bridge push-pull circuit often damaged, and the three legs of the transistor are directly short-circuited?...
cxq742536574 Analog electronics
Comparison between FPGA and CPLD (Altera)
Altera's FPGA and CPLD structure and performance comparison:Hardware Comparison between FPGA and CPLDComparison of the characteristics of FPGA and CPLD...
cdy200824 FPGA/CPLD
How can a hybrid hardware engineer who doesn't know embedded programming prove that he has mastered common communication interfaces?
As the title says, everyone is welcome to chat. For example, for commonly used interfaces such as RS485, IIC, SPI, CAN, etc., do you know the common circuit structure and electrical level range, such ...
呜呼哀哉 Analog electronics
Women's volleyball team wins 10th consecutive championship ahead of schedule
In the afternoon, they played against Serbia and won 3:0, securing the championship one round ahead of schedule. Thus, the Chinese women's volleyball team completed the feat of winning the world champ...
sanhuasr Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2163  251  2403  218  1963  44  6  49  5  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号