EEWORLDEEWORLDEEWORLD

Part Number

Search

87900-426HLF

Description
Headers & Wire Housings Unshrouded Header, Through Hole, Double Row, 26 Positions, 2.54 mm Pitch, Vertical, 18.29 mm (0.72 in.) Mating, 3.05 mm (0.12 in.) Tail
CategoryThe connector   
File Size650KB,8 Pages
ManufacturerFCI / Amphenol
Environmental Compliance
Download Datasheet Parametric View All

87900-426HLF Online Shopping

Suppliers Part Number Price MOQ In stock  
87900-426HLF - - View Buy Now

87900-426HLF Overview

Headers & Wire Housings Unshrouded Header, Through Hole, Double Row, 26 Positions, 2.54 mm Pitch, Vertical, 18.29 mm (0.72 in.) Mating, 3.05 mm (0.12 in.) Tail

87900-426HLF Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerFCI / Amphenol
Product CategoryHeaders & Wire Housings
RoHSDetails
ProductHeaders
TypeUnshrouded
Number of Positions26 Position
Pitch2.54 mm
Number of Rows2 Row
Mounting Style-
Termination StyleThrough Hole
Mounting AngleVertical
Contact GenderPin (Male)
Contact PlatingTin
Mating Post Length18.29 mm
Termination Post Length3.05 mm
Current Rating3 A
Housing MaterialThermoplastic
Voltage Rating1.5 kV
Contact MaterialPhosphor Bronze
Flammability RatingUL 94 V-0
Housing Gender-
Insulation Resistance5000 MOhms
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 65 C
Factory Pack Quantity600
PDS: Rev :DH
STATUS:Released
Printed: Oct 29, 2013
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD
How to display an uncertain value on lcd1602
For example, if you want to measure a capacitance value and display it on the LCD1602, but the capacitance value is uncertain, how should you write this program?...
恋尘CC恋尘 Microcontroller MCU
Micron Technology and Intel's 25nm 3-bit-per-cell NAND Technology Explained
A video recommended by a friend, share it with you[flash]http://player.youku.com/player.php/sid/XMjA5NDk1NTYw/v.swf[/flash]Related product background:[quote] Micron and Intel are the first to use 25nm...
soso Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 232  2679  660  553  1420  5  54  14  12  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号