EEWORLDEEWORLDEEWORLD

Part Number

Search

571EJC000121DG

Description
Programmable Oscillators VCXO; Diff/SE; I2C Prog; 10-1417 MHz
CategoryPassive components   
File Size550KB,37 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

571EJC000121DG Online Shopping

Suppliers Part Number Price MOQ In stock  
571EJC000121DG - - View Buy Now

571EJC000121DG Overview

Programmable Oscillators VCXO; Diff/SE; I2C Prog; 10-1417 MHz

571EJC000121DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryProgrammable Oscillators
Frequency10 MHz to 1417.5 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatLVPECL
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingTray
Current Rating120 mA
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Si 5 7 0 / S i 5 7 1
10 MH
Z TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Features
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 32.
Pin Assignments:
See page 31.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.5 4/14
Copyright © 2014 by Silicon Laboratories
Is VREFLO connected to digital ground or analog ground in TMS320F28066?
I really don't understand...
f的发的说说 Microcontroller MCU
National Competition Question C
[i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] Has anyone done problem C? Did you use the AD603 chip? Can you achieve low frequency? Zero frequency?...
274131487 Electronics Design Contest
Seminar on "Quickly Build an Efficient and Complete Data Acquisition System"
Time: 2010.01.28 13:30-16:30 Location: Orchid Hall, 4th Floor, New Jinjiang Hotel (No. 161, Changle Road) Organizer: National Instruments Introduction: NI series products, which have long maintained a...
yoselin Test/Measurement
Analyzing the Frequency Response of Inertial MEMS in Stabilization Systems
[align=left][color=rgb(0, 51, 153)][font=Arial, Helvetica, sans-serif][size=14pt][b] [/b][/size][/font][/color][/align][align=left][size=14pt][b]Introduction to Stabilization Systems[/b] Unmanned aeri...
youluo Analog electronics
Help: S3C44B0X cannot set a certain IO port to high level
I'm working on an LCD display project with S3C44B0X as the controller. I use the PD port as an 8-bit data port, but PD7 cannot be set. rPCOND = 0x5555; //All data output rPUPD = 0x00; //Pull up rPDATD...
kuandeng Embedded System
ALTERA's FPGA schematic file is divided into three parts! Part 2
ALTERA's FPGA schematic file is divided into three parts! Part 2...
liulong2007 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1170  390  14  1238  2059  24  8  1  25  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号