530BB170M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530BB170M000DG

530BB170M000DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530BB170M000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530BB170M000DG	-	-	View	Buy Now

530BB170M000DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530BB170M000DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	170 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Soil moisture meter circuit diagram

Remote temperature sensing circuit diagram

Circuit diagram b of the connection methods of some terminals of M62213FP

Multifunctional wireless remote control receiving circuit

LCD touch screen interface circuit

Quartz crystal square wave oscillator

Super small software (any window is on the front) A powerful tool for working with multiple windows: Personality guarantees that it is virus-free and free of Trojans, easy to operate, any window can be set to the front, and the speed can be increased by 50% when operating in multiple windows....; ming1005 MCU

Looking for PDA cooperation: Hello everyone: I want to find a PDA manufacturer to do a project for our company's products. The PDA needs to have wireless network function and convenient application design. It is best to be based ...; glancegreen Embedded System

Altera CPLD for 422 communication selection: [font=微软雅黑, 宋体][size=14px]Hello experts, I want to use Altera CPLD to do 5-way 422 communication, one for sending and receiving, and four for receiving but not sending. Which CPLD model has enough res...; 74564 FPGA/CPLD

From what channels do you usually obtain information about award-winning works?: [i=s]This post was last edited by paulhyde on 2014-9-15 08:53[/i] Our website seems to be quite complete, and the moderator has carefully organized it, but there are inevitably some things that have n...; 小瑞 Electronics Design Contest

Imagine December and design my own EEWORLD!: 2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour.　　　Time flies, and EEWORLD is changing in surprising ways every day under e...; EEWORLD社区 Suggestions & Announcements

About FPGA In-depth: Are there any good and in-depth books on FPGA?...; phdwong FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components