530CB32M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530CB32M0000DGR

530CB32M0000DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530CB32M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CB32M0000DGR	-	-	View	Buy Now

530CB32M0000DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530CB32M0000DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	32 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	CMOS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	81 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Simple 12V to 6V converter circuit

FM radio circuit diagram using FET

MF52 multimeter wiring circuit

Temperature detection circuit suitable for RS232 serial port

555 touch thyristor zero-crossing switch circuit (1)

Computer motherboard circuit diagram 820 2_36

High salary recruitment "Marketing Director": Job Description1. Responsible for the expansion of mobile phone film card channel distribution customers; 2. Complete the channel sales goals set by the company; 3. Maintain customer relationships, pr...; xinnova Recruitment

Crossing clock domains - Data bus: Data bus to another clock domain To move a data bus (2 bits wide or more) from one clock domain to another, we have several techniques to our disposal.Here are a few ideas.Gray code: If the data bus i...; eeleader FPGA/CPLD

Help Jiaolong: IGBT parameter selection! Urgent!: Hello, Jiaolong Banzhu, I made a low-power switching voltage regulator, the power is about 30W, the chip used is UC3842. Can you tell me how to choose the parameters of IGBT? Thank you!...; huian1985 Power technology

Invite ZIGBEE experts to provide training (Beijing Shenyang area): I am working on a USB to ZIGBEE adapter project, which requires controlling other people's smart home accessories. I am using TICC2530 and have encountered some difficulties during the development pro...; Hikari RF/Wirelessly

Spartan-3AN XC3S50AN clock: Excuse me, is there any mention of clock range in the datasheet of XC3S50AN? Do you need to connect an external clock resource to the FPGA? What is the maximum range that this FPGA can reach? Can anyo...; jeff0725 FPGA/CPLD

Share a micro USB to serial port board: Originally it was intended to be used to burn 430, the bsl download interface is reserved, the chip used is CH340 with positive and negative power supply 5V 3V3 -5V output [b][color=#5E7384][img]https...; xutong MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components