530AA69M3300DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530AA69M3300DGR

530AA69M3300DGR: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530AA69M3300DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530AA69M3300DGR	-	-	View	Buy Now

530AA69M3300DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

530AA69M3300DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	69.33 MHz
Frequency Stability	61.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Illustration of filtering principle of power supply filter circuit

The working principle of common emitter amplifier circuitd

Power amplifier circuit using Sanken tube

Single-chip UM3758-108A/AM encoding circuit

Photoelectric alarm circuit

555 adopts temperature/frequency conversion high-precision temperature control circuit

EEWORLD University ---- Proteus from entry to mastery: Proteus from entry to mastery : https://training.eeworld.com.cn/course/4551Proteus not only has the simulation functions of other EDA tool software, but also can simulate single-chip microcomputers an...; 老白菜 Embedded System

SDRAM storage speed problem: [size=5][b]Hi everyone, I use niosii and the official ip core to drive the sdram. The clock is 100M. Then I keep writing data to the sdram. I use the timer to count one second and can only store a few...; zxl1988 FPGA/CPLD

MSP430 clock system problem: TI's 430 series focuses on low power consumption. Its technical documentation and Dome programs are very detailed, especially the technical documentation, which makes people feel like worshipping. The...; Aguilera Microcontroller MCU

MSP430 cannot download successfully: The error message displayed is the same as the error message when the learning board is not connected and the hardware simulation is used. It is: fatal error unknown exception in driver (#E1) session ...; wei318525 Microcontroller MCU

【Design Tools】Explain the usage of ISE+timing+constrain+: InConstraints Guide: Quick Start Guide appendix H.InUsing Timing Constraints: Developmental System Reference Guide chapter 6.InTiming Analyzer: Timing Analyzer Reference/User Guide.InTRCE: Development...; sdjntl FPGA/CPLD

[Hot Recommendation] The most popular Valentine's Day gifts in 2009: Valentine's Day 2009 is approaching with brisk steps under the enthusiastic urging of lovers. As Valentine's Day 2009 is approaching, you may be worried about choosing a sweet Valentine's Day gift? It...; onlylovehk Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components