54122-410-49-2300LF datasheet, PDF

54122-410-49-2300LF: DescriptionBoard Connector, 98 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-410-49-2300LF Overview

Board Connector, 98 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306134063
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.1
body width	0.19 inch
subject depth	0.906 inch
body length	4.9 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	98

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Accelerate FPGA design timing closure using graph-based physical synthesis: Traditional synthesis techniques are increasingly unable to meet the needs of today's very large and complex FPGA designs implemented in 90nm and below process nodes. The problem is that traditional F...; songrisi FPGA/CPLD

Reliability Analysis Using Six Sigma Software JMP: Time: 2010-07-05 10:15:35 Source: EEPW Author: Reliability is a problem that exists in every link of product design, manufacturing and use. Simply put, reliability is the degree to which a product is ...; 安_然 Test/Measurement

Those who are familiar with fat32 please come in--waiting online: I am currently developing a USB flash drive using K9F2G08X0 flash memory. The flash memory is 256M in size, with a total of 2048 blocks, each with 64 pages. This means each block is 128K. However, the...; hconfeng Embedded System

What are the main contents of the chip DATASHEET?: What are the main contents of the chip DATASHEET?...; beyondaymk Embedded System

AVR AD conversion program: I just learned AVR, and many programs I downloaded always have compilation errors and cannot be used. This AD conversion program is corrected by me. Share it with friends who are just learning AVR lik...; gina Microchip MCU

Answer the questions to win prizes! ADI Application Tour - Smoke Detection: Smart building technology is evolving to transform static buildings into dynamic and efficient entities, the so-called smart buildings. Under the influence of mega trends such as green buildings, zero...; EEWORLD社区 Sensor

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components