531AB1284M00BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531AB1284M00BGR

531AB1284M00BGR: DescriptionLVPECL Output Clock Oscillator, 1284MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB1284M00BGR Overview

LVPECL Output Clock Oscillator, 1284MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1284M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1284 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Electronic amusement machine principle circuit diagram

Remote control transmitting circuit

Bidirectional trigger diode replacement circuit

Excellent performance charger circuit diagram

Optical signal receiving circuit

Computer motherboard circuit diagram 820 2_27

Amazon's smart assistant persuades its owner to commit suicide. Is this a sign of the war between man and machine?: There must be many people like me who will go online to find answers when they encounter questions they don’t understand. However, after seeing this news, I hope everyone will think about it themselve...; eric_wang Talking

Common problems in FPC design: A. Overlap of pads (except surface mount pads) means overlapping of holes. During the drilling process, the drill bit may break due to multiple drillings in one place, resulting in damage to the holes...; 方学放 PCB Design

In the golden month of September, take TI power supply courses and get gifts!: [size=5][b]The list of winners is as follows:[/b][/size] [table=98%] [tr][td=101]Percentage[/td][td=84]Floor[/td][td=246]Username[/td][td=135]Prize[/td][/tr] [tr][td]1%[/td][td]2[/td][td]mars5514[/td]...; EE大学堂 TI Technology Forum

usb to serial: I bought a USB to serial port adapter cable on the market, but I can't download programs on the microcontroller, nor can I communicate with the microcontroller, so I want to make one myself. I want to...; 5133858 Embedded System

Some relatively simple problems with keyboard drivers under Linux (2.6): Under the 2.6 kernel I found these: # find . -name *key*.c ./drivers/infiniband/hw/ipath/ipath_keys.c ./drivers/usb/input/keyspan_remote.c ./drivers/usb/serial/keyspan_pda.c ./drivers/usb/serial/keysp...; chuanshuo898 Linux and Android

Newbie asks about WINCE5.0 interrupt issues: In the past two days, I have successfully developed the WINCE interrupt key driver source code for 2410 by ZLG on my own 2440 development board. However, I have some questions that I do not understand...; hjting2004 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components