EEWORLDEEWORLDEEWORLD

Part Number

Search

531RC249M000DGR

Description
LVPECL Output Clock Oscillator, 249MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RC249M000DGR Overview

LVPECL Output Clock Oscillator, 249MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RC249M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency249 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Urgent help!!!!
The 2.4-inch screen looks like this, using an OV 2640 camera and an stm32 board. Can anyone modify it?...
123.123ywq stm32/stm8
Can you give me a good direction? I don't know where to start.
I used to use CADENCE to draw mobile phone boards. Now I don't make mobile phones anymore. Can you give me a good direction for video conferencing? I don't know where to start. I used to study electro...
月亮不哭 Talking about work
Several development boards are available, including STM32, EPM240, EP2C5 NIOS
[align=left][color=#000000]First, here is a family photo[/align][align=left]All of them were made when I was studying before. I wanted to make something after I finished learning, but I only learned h...
柳叶舟 Buy&Sell
Chinese characters will become garbled in modelsim, see the solution here
When using modelsim 6.0, comments sometimes need to use Chinese . When the .v file is closed and reopened, the Chinese part becomes garbled. How to solve this problem? Open the file to be operated (do...
eeleader-mcu FPGA/CPLD
ADI technical data collection e-books are available for free download, so hurry up and stock up!
[font=微软雅黑][size=3]The editor has brought a lot of ADI information, I believe there is what you want in it! :victory:[/size][/font] [font=微软雅黑][size=3]Without further ado, hurry up and download it to ...
EEWORLD社区 ADI Reference Circuit
The process of porting MicroPython to SensorTile
[i=s]This post was last edited by dcexpert on 2017-1-20 00:41[/i] I should have written this post two weeks ago, but it was delayed for various reasons. Tonight, I finally found time to sort out the p...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1772  2367  1843  146  949  36  48  38  3  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号