SI5345A-B04379-GMR datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5345A-B04379-GMR

SI5345A-B04379-GMR: DescriptionClock Synthesizer / Jitter Cleaner Low-Jitter, 10-Output, Any Frequency (<1028MHz), Any Output, Jitter Attenuator; Categorysemiconductor Analog mixed-signal IC; File Size1MB，60 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5345A-B04379-GMR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5345A-B04379-GMR	-	-	View	Buy Now

SI5345A-B04379-GMR Overview

Clock Synthesizer / Jitter Cleaner Low-Jitter, 10-Output, Any Frequency (<1028MHz), Any Output, Jitter Attenuator

SI5345A-B04379-GMR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Synthesizer / Jitter Cleaner
Number of Outputs	10 Output
Output Level	CML, HCSL, LVCMOS, LVDS, LVPECL
Max Output Freq	712.5 MHz
Input Level	Differential, LVCMOS
Maximum Input Frequency	750 MHz
Supply Voltage - Max	3.47 V
Supply Voltage - Min	1.71 V
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	QFN-64
Packaging	Box
Product	Clock Synthesizer / Jitter Cleaner
Type	Jitter Attenuator/Clock Multiplier
Development Kit	SI5345-EVB
Operating Supply Current	125 mA
Pd - Power Dissipation	880 mW

Preview

Download Datasheet

View All

Si5345/44/42 Rev D Data Sheet

10-Channel, Any-Frequency, Any-Output Jitter Attenuator/

Clock Multiplier

These jitter attenuating clock multipliers combine fourth-generation DSPLL

™

and

MultiSynth

™

technologies to enable any-frequency clock generation and jitter attenu-

ation for applications requiring the highest level of jitter performance. These devices

are programmable via a serial interface with in-circuit programmable non-volatile

memory (NVM) so they always power up with a known frequency configuration. They

support free-run, synchronous, and holdover modes of operation, and offer both au-

tomatic and manual input clock switching. The loop filter is fully integrated on-chip,

eliminating the risk of noise coupling associated with discrete solutions. Furthermore,

the jitter attenuation bandwidth is digitally programmable, providing jitter perform-

ance optimization at the application level. Programming the Si5345/44/42 is easy

with Silicon Labs’

ClockBuilder Pro

™

software. Factory preprogrammed devices are

also available.

Applications:

• OTN muxponders and transponders

• 10/40/100 G networking line cards

• GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)

• Carrier Ethernet switches

• SONET/SDH line cards

• Broadcast video

• Test and measurement

• ITU-T G.8262 (SyncE) compliant

KEY FEATURES

• Generates any combination of output

frequencies from any input frequency

• Ultra-low jitter of 90 fs rms

• External Crystal: 25 to 54 MHz

• Input frequency range

• Differential: 8 kHz to 750 MHz

• LVCMOS: 8 kHz to 250 MHz

• Output frequency range

• Differential: 100 Hz to 1028 MHz

• LVCMOS: 100 Hz to 250 MHz

• Meets G.8262 EEC Option 1, 2 (SyncE)

• Highly configurable outputs compatible with

LVDS, LVPECL, LVCMOS, CML, and HCSL

with programmable signal amplitude

• Si5345: 4 input, 10 output, 64-QFN 9×9 mm

• Si5344: 4 input, 4 output, 44-QFN 7×7 mm

• Si5342: 4 input, 2 output, 44-QFN 7×7 mm

OSC

IN0

4 Input

Clocks

IN1

IN2

÷INT

Si5342

MultiSynth

DSPLL

MultiSynth

÷INT

OUT0

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5345

OUT8

OUT9

Si5344

Up to 10

Output Clocks

IN3/FB_IN

Status Flags

I2C / SPI

Status Monitor

Control

NVM

÷INT

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.1

Si5345/44/42 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5345’s internal DSPLL provides jitter attenuation and any-frequency multiplication of the selected input frequency. Fractional in-

put dividers (P) allow the DSPLL to perform hitless switching between input clocks (INx) that are fractionally related. Input switching is

controlled manually or automatically using an internal state machine. The oscillator circuit (OSC) provides a frequency reference which

determines output frequency stability and accuracy while the device is in free-run or holdover mode. The high-performance MultiSynth

dividers (N) generate integer or fractionally related output frequencies for the output stage. A crosspoint switch connects any of the

MultiSynth generated frequencies to any of the outputs. Additional integer division (R) determines the final output frequency.

3.1 Frequency Configuration

The frequency configuration of the DSPLL is programmable through the serial interface and can also be stored in non-volatile memory.

The combination of fractional input dividers (P

), fractional frequency multiplication (M

), fractional output MultiSynth division

), and integer output division (R

) allows the generation of virtually any output frequency on any of the outputs. All divider values

for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

3.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register configurable DSPLL loop bandwidth set-

tings in the range of 0.1 Hz to 4 kHz are available for selection. Since the loop bandwidth is controlled digitally, the DSPLL will always

remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

3.3 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting

a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will ena-

ble the DSPLLs to lock faster. Fastlock Loop Bandwidth settings of in the range of 100 Hz to 4 kHz are available for selection. The

DSPLL will revert to its normal loop bandwidth once lock acquisition has completed.

3.4 Modes of Operation

Once initialization is complete the DSPLL operates in one of four modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or

Holdover Mode. A state diagram showing the modes of operation is shown in

Figure 3.1 Modes of Operation on page 5.

The follow-

ing sections describe each of these modes in greater detail.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.1 | 4

Recommended Resources

Galanz rice cooker control circuit

AD7524 bipolar application circuit

Boiler water outage fire extinguishing alarm

555 remote control multi-speed controller circuit

LED display circuit design driven by LED-74HC164 (common cathode)

450～500kHz swing frequency oscillator

Voice encoding and decoding problem of msp430f149: undefinedI am working on PWM to realize voice decoding, but I don't know how to implement it. How can I solve this problem? Does anyone have a program to realize voice decoding using PWM? I am doing m...; dhiway Microcontroller MCU

Analysis of the meaning of commonly used capacitors in different circuits: Capacitor is a kind of energy storage element, which has the characteristics of "blocking direct current and passing alternating current, and passing high frequency and negative low frequency". In ord...; fish001 Energy Infrastructure?

After waking up wince6, GPRS cannot dial: WINCE6 system can dial GPRS normally; but when it goes to sleep and wakes up, GPRS cannot dial, and the prompt is "the modem is not plugged in properly or is faulty", but sending AT commands using ser...; wangbaogang Embedded System

Why does 51 have to have addresses 0 and 8 for bit addressing? Is it related to hardware or something else? Please give a detailed explanation.: RTI hope someone can answer this question and clear up my confusion....; abclixu123 51mcu

50 points for VIVI with 2440 CE: I have never used VIVI before (I will use EBOOT later). Can any boss introduce the situation of VIVI? Can you send me a 2440 VIVI? My email address is BEYONDMA@GMAIL.COM...; zlhjd Embedded System

What is S5PV210 uboot fastboot_shutdown used for?: 在S5PV210 fastboot 的代码里面有/* Cleans up the board specific fastboot */ void fastboot_shutdown(void) {DBG0("");/* when operation is done, usbd must be stopped */fboot_usb_stop(); }int fboot_usb_stop (void...; Wince.Android Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components