SI5341B-B04233-GM datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5341B-B04233-GM

SI5341B-B04233-GM: DescriptionClock Generators & Support Products Ultra Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Clock Generator; Categorysemiconductor Analog mixed-signal IC; File Size5MB，53 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5341B-B04233-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5341B-B04233-GM	-	-	View	Buy Now

SI5341B-B04233-GM Overview

Clock Generators & Support Products Ultra Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Clock Generator

SI5341B-B04233-GM Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Generators & Support Products
Type	Clock Generators
Maximum Input Frequency	750 MHz
Max Output Freq	1028 MHz
Number of Outputs	10 Output
Duty Cycle - Max	60 %
Operating Supply Voltage	1.8 V, 3.3 V
Operating Supply Current	115 mA, 120 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	QFN-64
Packaging	Tray
Output Type	CML, HCSL, LVCMOS, LVDS, LVPECL
Product	Clocks
Jitter	90 fs
Supply Voltage - Max	3.47 V
Supply Voltage - Min	1.71 V

Preview

Download Datasheet

View All

Si5341/40 Rev D Data Sheet

Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock

Generator

The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL

with proprietary MultiSynth

™

fractional synthesizer technology to offer a versatile and

high performance clock generator platform. This highly flexible architecture is capable

of synthesizing a wide range of integer and non-integer related frequencies up to 1

GHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter per-

formance with 0 ppm error. Each of the clock outputs can be assigned its own format

and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators

with a single device making it a true "clock tree on a chip."

The Si5341/40 can be quickly and easily configured using ClockBuilderPro software.

Custom part numbers are automatically assigned using a

ClockBuilder Pro

™

for fast,

free, and easy factory pre-programming or the Si5341/40 can be programmed via I2C

and SPI serial interfaces.

KEY FEATURES

• Generates any combination of output

frequencies from any input frequency

• Ultra-low jitter of 90 fs rms

• Input frequency range:

• External crystal: 25 to 54 MHz

• Differential clock: 10 to 750 MHz

• LVCMOS clock: 10 to 250 MHz

• Output frequency range:

• Differential: 100 Hz to 1028 MHz

• LVCMOS: 100 Hz to 250 MHz

• Highly configurable outputs compatible with

LVDS, LVPECL, LVCMOS, CML, and HCSL

with programmable signal amplitude

• Si5341: 4 input, 10 output, 64-QFN 9x9 mm

• Si5340: 4 input, 4 output, 44-QFN 7x7 mm

Applications:

• Clock tree generation replacing XOs, buffers, signal format translators

• Any-frequency clock translation

• Clocking for FPGAs, processors, memory

• Ethernet switches/routers

• OTN framers/mappers/processors

• Test equipment and instrumentation

• Broadcast video

25-54 MHz XTAL

4 Input

Clocks

IN0

IN1

IN2

OSC

÷INT

PLL

MultiSynth

÷INT

Zero Delay

OUT0

OUT1

Si5340

Up to 10

Output Clocks

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5341

OUT8

OUT9

FB_IN

Status Flags

I2C / SPI

÷INT

Status Monitor

Control

NVM

÷INT

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0

Si5341/40 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5340/41-D combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high

performance clock generator. The PLL locks to either an external

crystal

between XA/XB or to an external

clock

connected to XA/XB

or IN0, 1, 2. A fractional or integer multiplier takes the selected input clock or cystal frequency up to a very high frequency that is then

divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 1 GHz on each output. The MultiSynth stage can

divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enable true any-frequency input to any-

frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the

outputs. This clock generator is fully configurable via its serial interface (I

C/SPI) and includes in-circuit programmable non-volatile

memory.

3.1 Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from

NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-

tion period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset

is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to

their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft reset

bypasses the NVM download. It is simply used to initiate register configuration changes.

Power-Up

Hard Reset

bit asserted

RSTb

pin asserted

NVM download

Soft Reset

bit asserted

Initialization

Serial interface

ready

Figure 3.1. Si5341 Power-Up and Initialization

3.2 Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to

the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers

provide further frequency division by an even integer from 2 to (2^25)-2. The frequency configuration of the device is programmed by

setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output

integer dividers (R). Silicon Labs's ClockBuilder Pro configuration utility determines the optimum divider values for any desired input

and output frequency plan.

3.3 Inputs

The Si5340/41-D requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0, 1, 2.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0 | 4

Recommended Resources

LS7260 three-phase full-wave output circuit

Simple fade-in and fade-out switch circuit (2)

Fast full-band phase-locked loop circuit diagram

Electric fan sound control speed switch circuit

CNC machine tool conversion counter and decoding circuit

Temperature control closed protection circuit

Urgently seeking digital oscilloscope solution: My second project is a digital oscilloscope. I have no experience in this area, and the plan has not been determined yet. I don’t know which components to use. Please help me! Thank you. Basic require...; tsb64 MCU

Please help!!!: Dear experts, I want to make a multiplexer. What kind of development board should I use?...; 小桥流水0201 PCB Design

Are there any companies selling MMS protocols for Liunx or embedded systems?: Is there any company that sells MMS protocol for Linux or embedded systems? If so, please leave your contact information, thank you!...; liwei5426 Embedded System

Does anyone have the ADS8317 schematic and program? ? Emergency~~: [i=s] This post was last edited by paulhyde on 2014-9-15 03:32 [/i] I need ADS8317 urgently, please help~~~~~~~~~~~~~...; 364147694 Electronics Design Contest

DM8148 encoding output frame rate control problem?: Development board: DM8148EVM board, DVRRDK3.0 development kit 1. The frame rate I input into the enc module is 60 frames, and the default encoding output is 30 frames; the actual output frame rate of ...; 37°男人 DSP and ARM Processors

Share a TCL code (find the number of hello in a string): set i 0; set j 0; set b {hello}while { [string first $b $c $i] >=0 } {incr j ; set i [string first $b $c $i];incr i}puts $j...; eeleader-mcu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components