EEWORLDEEWORLDEEWORLD

Part Number

Search

550EA125M000DGR

Description
VCXO Oscillators VCXO; Diff/SE; Single Freq; 10-1417 MHz
CategoryPassive components   
File Size327KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

550EA125M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550EA125M000DGR - - View Buy Now

550EA125M000DGR Overview

VCXO Oscillators VCXO; Diff/SE; Single Freq; 10-1417 MHz

550EA125M000DGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryVCXO Oscillators
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
PackagingBox
Mounting StyleSMD/SMT
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1.4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si550
A novice asks for advice. There are several problems when measuring frequency with AVR.
Two interrupts are used, external interrupt and benefit interrupt. How to control the order of these two interrupts? Is it related to the position of the main interrupt? And is the timer num++ indepen...
solo_angel MCU
FLASH->ACR question
When setting the system clock, you must first set the FLASH waiting period, otherwise the program may run away,that is, this sentence: FLASH->ACR|=0x32;================================But I can't find...
liyi885 stm32/stm8
EEWORLD University Hall----Operating System Zhejiang University (Li Shanping)
Operating Systems Zhejiang University (Li Shanping) : https://training.eeworld.com.cn/course/5840Operating system is one of the most active subjects in the field of computer science and technology, so...
木犯001号 MCU
TI CapTIvate technology adds capacitive touch capabilities to stoves
Under the market call of "combining design and function", capacitive touch technology has been rapidly applied in the field of electronic devices. Imagine that there is an "invisible" touch interface ...
EEWORLD社区 TI Technology Forum
Does EP3C25F324 support DDR2?
Can any experts help me to tell me whether EP3C25F-324 can support DDR2 MT47H64M16? I need a storage rate of 400M (or 500M) bytes per second. If I can use this chip, which model should I choose (there...
lan54160 FPGA/CPLD
Please give me some knowledge about voltage transformer
The AC between LN is 220V, what does the 2mA mean? Also, I want to simulate this part of the circuit in multisim, and I choose the TS_IDEAL model, but how do I determine the primary and secondary indu...
西里古1992 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 895  2549  1022  1152  997  19  52  21  24  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号