EEWORLDEEWORLDEEWORLD

Part Number

Search

514NAB000147AAGR

Description
Programmable Oscillators Any Frequency I2C Programmable XO
CategoryPassive components   
File Size760KB,38 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

514NAB000147AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514NAB000147AAGR - - View Buy Now

514NAB000147AAGR Overview

Programmable Oscillators Any Frequency I2C Programmable XO

514NAB000147AAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryProgrammable Oscillators
Frequency0.1 MHz to 170 MHz
Frequency Stability100 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatCMOS
ProductXO
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingBox
Current Rating21 mA
TypeI2C Programmable
Duty Cycle - Max52 %
Mounting StyleSMD/SMT
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Pin Assignments:
See page 27.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.1 12/17
Copyright © 2017 by Silicon Laboratories
Si514
【MP430 Sharing】Design of agricultural greenhouse irrigation control instrument
Aiming at the terminal detection problem of the current agricultural greenhouse pipe irrigation network, an automatic detection and alarm control device is designed based on Hall device and MSP430 pro...
鑫海宝贝 Microcontroller MCU
Ask about variables
OEMAddressTable ;;;------------------------------------------------- --------------- ;;; Virt Addr Phys Addr MB ;;;-------------------------- ------------------------------------- DCD 0x80000000, 0x02...
fdhcat Embedded System
Contiki(4) for stm32 toolchain
[align=left] Nothing else, this is about the GNU toolchain of gcc+gdb. The reason why I am still struggling with this is that there are indeed many restrictions on using commercial software. It's okay...
辛昕 RF/Wirelessly
High-Speed Digital Design and Signal Integrity--Transmission Line Theory
[size=4]High-Speed Digital Design and Signal Integrity - Transmission Line Theory[/size]...
呱呱 FPGA/CPLD
Internal structure of network transformer
What are the differences between the following four structures? For users, does it mean that they don’t need to care about the internal structure and can just use it according to the correct TX+ TX- R...
xujiangyu0619 PCB Design
Test pin pull-down resistor selection
Can I connect a pull-down resistor of less than 30K to the MSP430F1121 TEST PIN? If so, what is the appropriate pull-down resistor?...
bblfeng Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2763  15  2333  292  1966  56  1  47  6  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号