EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT7018L15PF

Description
HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM
File Size144KB,17 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT7018L15PF Overview

HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM

HIGH-SPEED
64K x 9 DUAL-PORT
STATIC RAM
Features
x
x
x
IDT7018L
x
x
x
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Commercial: 15/20ns (max.)
Low-power operation
– IDT7018L
Active: 1W (typ.)
Standby: 1mW (typ.)
Dual chip enables allow for depth expansion without
external logic
IDT7018 easily expands data bus width to 18 bits or
more using the Master/Slave select when cascading more
than one device
x
x
x
x
x
x
x
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 5V (±10%) power supply
Available in a 100-pin TQFP
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Functional Block Diagram
R/W
L
CE
0L
CE
1L
OE
L
R/W
R
CE
0R
CE
1R
OE
R
I/O
0-8L
I/O
Control
I/O
Control
I/O
0-8R
BUSY
L
(1,2)
BUSY
R
64Kx9
MEMORY
ARRAY
7018
16
16
(1,2)
A
15L
A
0L
Address
Decoder
Address
Decoder
A
15R
A
0R
CE
0L
CE
1L
OE
L
R/W
L
SEM
L
(2)
INT
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
0R
CE
1R
OE
R
R/W
R
SEM
R
(2)
INT
R
4841 drw 01
M/S
(1)
NOTES:
1.
BUSY
is an input as a Slave (M/S = V
IL
) and an output when it is a Master (M/S = V
IH
).
2.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
JANUARY 2001
DSC-4841/2
1
©2000 Integrated Device Technology, Inc.

IDT7018L15PF Related Products

IDT7018L15PF IDT7018L IDT7018L20PF IDT7018L15PFI IDT7018L20PFI
Description HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM HIGH-SPEED 64K x 9 DUAL-PORT STATIC RAM
Fluke-279FC+ Field Application
[i=s]This post was last edited by fyaocn on 2016-9-23 12:23[/i] 1. Overview The original plan was to conduct field verification of the specific solutions proposed for the actual problems. Therefore, t...
fyaocn Test/Measurement
How to Start DSP Applications Using DSP/BIOS II
How to use DSP/BIOS II to start DSP applications...
灞波儿奔 DSP and ARM Processors
Help (Large screen display scanning circuit design based on CPLD)
Design of large screen display scanning circuit based on CPLDI want to know the content and implementation plan of the research, the technical route, the feasibility analysis of the adopted plan, etc....
migiyuchen MCU
[TI recommended course] #Optimizing system-level design through industrial Ethernet#
//training.eeworld.com.cn/TI/show/course/5647...
54chenjq TI Technology Forum
Ask a question that everyone knows is very weak
What is the relationship between the flash memory and RAM and ROM in 430?I am a dull boy and I can't figure it out .Is the program running in RAM or flash?If we make an analogy, can we imagine that fl...
Titan Microcontroller MCU
Altera Embedded Program
Today I saw the article "Altera Embedded Program" on the homepage of EEWORLD . After reading it carefully, I felt that the continuous development of new technologies has brought us many opportunities....
yzl624358 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 867  2550  989  683  173  18  52  20  14  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号