EEWORLDEEWORLDEEWORLD

Part Number

Search

532FC000468DG

Description
Standard Clock Oscillators Dual Frequency XO, OE Pin 2
CategoryPassive components   
File Size338KB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

532FC000468DG Online Shopping

Suppliers Part Number Price MOQ In stock  
532FC000468DG - - View Buy Now

532FC000468DG Overview

Standard Clock Oscillators Dual Frequency XO, OE Pin 2

532FC000468DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
PackagingTray
Si532
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(XO )
(10 M H
Z TO
1.4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
rd
®
3 generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-frequency output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
FS
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
(LVDS/LVPECL/CML)
FS
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
OE
2
5
NC
GND
3
4
CLK
(CMOS)
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.31 4/16
Copyright © 2016 by Silicon Laboratories
Si532
Zigbee operation in non-beacon mode
In non-beacon mode in Zigbee, is there synchronization? If so, how is synchronization achieved? If not, how is the transmission and reception determined?...
章123 RF/Wirelessly
Design of automotive electronic control system unit based on ARM
With the widespread application of electronic control units (ECUs) in automobiles, the degree of automobile electrification is getting higher and higher. Although the increase of electronic control sy...
frozenviolet Automotive Electronics
What is Kalimba DSP
I've been researching CSR's BLUECORE5MM, which has a built-in KALIMBA DSP. But I've searched a lot of places and still can't find out what model the KALIMBA DSP is. I need help from you guys~~...
liujiaqiao DSP and ARM Processors
Part-time job - Electronic Engineer
[color=#333333][font=微软雅黑, 微软雅黑, "][size=4] I graduated 5 years ago and have been engaged in electrical and microcontroller software development for 5 years. After graduation, I worked in the R&D depa...
annysky2012 Talking about work
The program compiles successfully under Platform Builder 4.2, but fails to run when run?
It was compiled successfully under Platform Builder 4.2, but it shows that it cannot run when it is run! After the compilation is successful, the executable file server.exe is generated. However, in t...
qiurisiyu270 Embedded System
Altera Cyclone V SoC FPGA Power Solutions
Seen from the Internet, for reference link: [url]http://www.ti.com.cn/tool/cn/pmp9353[/url] [color=rgb(85, 85, 85)][b]Description[/b] [align=left]The PMP9353 reference design is a complete power solut...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1405  2289  2036  618  1221  29  47  41  13  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号