EEWORLDEEWORLDEEWORLD

Part Number

Search

511FCB160M000AAGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

511FCB160M000AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511FCB160M000AAGR - - View Buy Now

511FCB160M000AAGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

511FCB160M000AAGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency160 MHz
Frequency Stability30 PPM
Load Capacitance15 pF
Operating Supply Voltage2.5 V
Supply Voltage - Min2.25 V
Supply Voltage - Max2.75 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
PackagingBox
Current Rating19 mA
TypeCrystal Oscillator
Duty Cycle - Max52 %
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
Looking for Chinese information on IPMI. All 200 points are gone!
I need to learn IPMI recently, and I am very depressed when reading the English specification 2.0. Can anyone who has studied IPMI send me some relevant information? I would be very grateful! This is ...
eastzsp Embedded System
[Transfer] Never ignore capacitance - an in-depth discussion on capacitance
Capacitors are often overlooked by us, but it is often this inconspicuous little thing that causes bad things. I saw this experience sharing on the Internet, which is very well said. I will share it w...
dontium ADI Reference Circuit
Virtual Microphone
I want to make a virtual microphone. There is a msvad under XP DDK, but I don't understand it very well. I only roughly understand the implementation mechanism. I would like to ask, after QQ loads thi...
fengleigood Embedded System
How to connect the reference voltage pin VREF of STRTIX's FPGA?
STRATIX FPGAs have some dedicated reference voltage pins VREFB. If they are not used, how can they be connected? The literature says that they can be connected to VCC or GND. Is there any difference b...
wstt FPGA/CPLD
How to use the internal AD of F330?
How to initialize the AD registers and I/O ports?...
sabergemini Embedded System
Build a project under FreeRTOS STM32L KEIL
I use the FreeRTOSConfig.h in the CORTEX_STM32L152_IAR folder in the Demo, but there is no header file under KEIL. KEIL compilation fails, and I don't know where to modify. I can run F103 after buildi...
newphj stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1057  2081  1373  2774  2523  22  42  28  56  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号