EEWORLDEEWORLDEEWORLD

Part Number

Search

NT256D64S88A2GM-8B

Description
200pin One Bank Unbuffered DDR SO-DIMM
File Size190KB,14 Pages
ManufacturerETC
Download Datasheet Compare View All

NT256D64S88A2GM-8B Overview

200pin One Bank Unbuffered DDR SO-DIMM

NT256D64S88A2GM
256MB : 32M x 64
PC2100 / PC1600 Unbuffered DDR SO-DIMM
200pin One Bank Unbuffered DDR SO-DIMM
Based on DDR266/200 32Mx8 SDRAM
Features
• JEDEC Standard 200-Pin Small Outline Dual In-Line Memory
Module (SO-DIMM)
• 32Mx64 Double Unbuffered DDR SO-DIMM based on 32Mx8
DDR SDRAM.
• Performance :
PC1600
Speed Sort
DIMM
CAS
Latency
f
CK
Clock Frequency
t
CK
Clock Cycle
f
DQ
DQ Burst Frequency
- 8B
2
100
10
200
PC2100
- 75B
2.5
133
7.5
266
- 7K
2
133
7.5
266
MHz
ns
MHz
Unit
• Data is read or written on both clock edges
• DRAM D
LL
aligns DQ and DQS transitions with clock
transitions.
• Address and control signals are fully synchronous to positive
clock edge
• Programmable Operation:
- DIMM
CAS
Latency: 2, 2.5
- Burst Type: Sequential or Interleave
- Burst Length: 2, 4, 8
- Operation: Burst Read and Write
• Auto Refresh (CBR) and Self Refresh Modes
• Automatic and controlled precharge commands
• 13/10/2 Addressing (row/column/bank)
• 7.8
µs
Max. Average Periodic Refresh Interval
• Serial Presence Detect
• Gold contacts
• SDRAMs in 66-pin TSOP Type II Package
• Intended for 100 MHz and 133 MHz applications
• Inputs and outputs are SSTL-2 compatible
• V
DD
= 2.5Volt ± 0.2, V
DDQ
= 2.5Volt ± 0.2
• Single Pulsed
RAS
interface
• SDRAMs have 4 internal banks for concurrent operation
• Module has one physical bank
• Differential clock inputs
Description
NT256D64S88A2GM is an unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM),
organized as a one-bank high-speed memory array. The 32Mx64 module is a single-bank DIMM that uses eight 32Mx8 DDR
SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data transfer rates of up to 266MHz. The DIMM is intended for use
in applications operating from 100 MHz to 133 MHz clock speeds with data rates of 200 to 266 MHz. Clock enable CKE0 controls all
devices on the DIMM.
Prior to any access operation, the device
CAS
latency and burst type/ length/operation type must be programmed into the DIMM by
address inputs A0-A12 and I/O inputs BA0 and BA1 using the mode register set cycle.
These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common
design files minimizes electrical variation between suppliers.
The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD
data are programmed and locked during module assembly. The last 128 bytes are available to the customer.
All NANYA 200pin DDR SO-DIMMs provide a high-performance, flexible 8-byte interface in a 2.66” long space-saving footprint.
Ordering Information
Part Number
NT256D64S88A2GM-7K
133MHz (7.5ns @ CL= 2 )
133MHz (7.5ns @ CL= 2.5 )
NT256D64S88A2GM-75B
100MHz (10ns @ CL = 2 )
125MHz (8ns @ CL = 2.5 )
NT256D64S88A2GM-8B
100MHz (10ns @ CL = 2 )
PC1600
PC2100
32Mx64
Gold
2.5V
Speed
143MHz (7ns @ CL = 2.5 )
PC2100
Organization
Leads
Power
Preliminary
01 / 2002
1
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
© NANYA TECHNOLOGY CORP.

NT256D64S88A2GM-8B Related Products

NT256D64S88A2GM-8B NT256D64S88A2GM NT256D64S88A2GM-75B NT256D64S88A2GM-7K
Description 200pin One Bank Unbuffered DDR SO-DIMM 200pin One Bank Unbuffered DDR SO-DIMM 200pin One Bank Unbuffered DDR SO-DIMM 200pin One Bank Unbuffered DDR SO-DIMM
Toshiba TLP3547 Photorelay Evaluation --->>Drive Voltage and Load Current
[align=left][font=Times New Roman][size=3] We soldered the TLP3547 relay on the company's PCB board and tested other electrical performance parameters. The comparison results showed that there was not...
yin_wu_qing Toshiba Photorelays TLP3547 Review
About 28335 timer 0 interrupt problem
[size=5][color=#000]I was debugging the open-loop control program of a brushless motor in the CCS5.5 environment, and encountered the problem of incorrect speed calculation. I used CCS5.5 to observe t...
2835 TI Technology Forum
A quick question: About asm(\" clrc INTM\")
I just got started with dsp, and I don't understand many instructions. The chip I use is f2812.I tried to open the serial port test program of f2812. I found that there are many header files in the pr...
pcblayout Analogue and Mixed Signal
New circuit principle
Figure 1 shows the principle circuit of the isolation amplifier. This isolation amplifier circuit is mainly composed of a photocoupler and an operational amplifier. The photocoupler uses the common ph...
fish001 Analogue and Mixed Signal
NOON200PC20
Hello everyone! I urgently need the datasheet and driver reference code and initialization register settings of NOON200PC20 (Siliconfile 2M camera chip). Thanks in advance!!!...
gxlzhhtx Embedded System
DSP Application in Audio Decoding
Introduction Since the 1990s, digital signal processing has been the dominant technology in consumer audio. Initially, digital signal processors were used to manipulate digitized analog audio signals,...
gaoyanmei DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 708  2520  2218  2481  2474  15  51  45  50  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号