530WB1217M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530WB1217M00DGR

530WB1217M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1217MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WB1217M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1217MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WB1217M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1217 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Low voltage circuit breaker protection circuit d

Four connection methods and characteristics comparison of differential amplifier circuit b

T-121 temperature sensor constitutes temperature control circuit diagram

DC converter circuit for handheld radio transceiver

Parallel application circuit diagram of multiple LM396

Digital frequency multiplier operating at 100khz

The network cards of both my machines are 100M network cards, but the speed test software reports that the maximum network speed is only 26 Mbps. Why?: Both of my machines have 100M network cards. I used a test software to test the network speed, and it can reach 26 Mbps, which is still far from 100 Mbps! Why is this? I use a direct-connect network c...; lg7412374123 Embedded System

【Chuanglong TL570x-EVM】Review 02 - LCD driver circuit analysis: 【Chuanglong TL570x-EVM】Review 02 - LCD Hardware Introduction 1. Circuit DesignAs shown in the figure, the LCD display uses a standard VOUT video output interface, and there is also a four-wire touch s...; 小火苗 DSP and ARM Processors

430 Study Materials: 430 study materials...; hi_dd Microcontroller MCU

Qt Learning Road Chapter 9 Resource File: [align=left]In the previous chapter, we introduced how to use QAction to add actions. Among them, we used QIcon to load a png image. At that time, we used Qt resource files. Now let's take a closer lo...; 兰博 Embedded System

[Transfer] Basic knowledge of wireless network: [url]http://support.huawei.com/ecommunity/bbs/10219401.html[/url]...; dontium RF/Wirelessly

dsp28335 macro definition and memory allocation issues: I have a question. [img]file:///C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\QVJIZ6DSFAY9Y0PP@Q_2}8R.gif[/img] I defined a data in the macro define m 1. When I run it, I look for m in the watchwindow. It has no...; zhangwz2016 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components