EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5351C-B06352-GMR

Description
Clock Generators & Support Products I2C Prog, Any Frequency, Any Output, Ref Clock Input, 8-Output LVCMOS Clock Gen
Categorysemiconductor    Analog mixed-signal IC   
File Size2MB,41 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

SI5351C-B06352-GMR Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5351C-B06352-GMR - - View Buy Now

SI5351C-B06352-GMR Overview

Clock Generators & Support Products I2C Prog, Any Frequency, Any Output, Ref Clock Input, 8-Output LVCMOS Clock Gen

SI5351C-B06352-GMR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryClock Generators & Support Products
TypeProgrammable Clock Generators
Maximum Input Frequency27 MHz
Max Output Freq200 MHz
Number of Outputs8 Output
Duty Cycle - Max60 %
Operating Supply Voltage2.5 V, 3.3 V
Operating Supply Current27 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseQFN-20
PackagingBox
Output TypeCMOS
ProductClock Generators
Jitter70 ps
Supply Voltage - Max3.6 V
Supply Voltage - Min2.25 V
Si5351A/B/C-B
I
2
C - P
R O G R A M M A B L E
A
NY
-F
R E Q U E N C Y
C M O S C
LO CK
G
EN ER ATO R
+ V C X O
Features
www.silabs.com/custom-timing
Generates up to 8 non-integer-related
frequencies from 2.5 kHz to 200 MHz
I
2
C user definable configuration
Exact frequency synthesis at each output
(0 ppm error)
Highly linear VCXO
Optional clock input (CLKIN)
Low output period jitter: < 70 ps pp, typ
Configurable spread spectrum selectable
at each output
Operates from a low-cost, fixed frequency
crystal: 25 or 27 MHz
Supports static phase offset
Programmable rise/fall time control
Glitchless frequency changes
Separate voltage supply pins provide
level translation:

Core VDD: 2.5 or 3.3 V

Output VDDO: 1.8, 2.5, or 3.3 V
Excellent PSRR eliminates external
power supply filtering
Very low power consumption
Adjustable output delay
Available in 2 packages types:
10-MSOP: 3 outputs
20-QFN (4x4 mm): 8 outputs
PCIE Gen 1 compatible
Supports HCSL compatible swing
10-MSOP
20-QFN
Applications
Ordering Information:
See page 29
HDTV, DVD/Blu-ray, set-top box
Audio/video equipment, gaming
Printers, scanners, projectors
Handheld Instrumentation
Residential gateways
Networking/communication
Servers, storage
XO replacement
Description
The Si5351 is an I
2
C configurable clock generator that is ideally suited for replacing
crystals, crystal oscillators, VCXOs, phase-locked loops (PLLs), and fanout buffers in
cost-sensitive applications. Based on a PLL/VCXO + high resolution MultiSynth fractional
divider architecture, the Si5351 can generate any frequency up to 200 MHz on each of its
outputs with 0 ppm error. Three versions of the Si5351 are available to meet a wide
variety of applications. The Si5351A generates up to 8 free-running clocks using an
internal oscillator for replacing crystals and crystal oscillators. The Si5351B adds an
internal VCXO and provides the flexibility to replace both free-running clocks and
synchronous clocks. It eliminates the need for higher cost, custom pullable crystals while
providing reliable operation over a wide tuning range. The Si5351C offers the same
flexibility but synchronizes to an external reference clock (CLKIN).
Functional Block Diagram
Si5351B (20-QFN)
XA
OSC
XB
VCXO
VC
PLL
MultiSynth
0
MultiSynth
1
MultiSynth
2
MultiSynth
3
MultiSynth
4
MultiSynth
5
MultiSynth
6
MultiSynth
7
VDDOA
R0
R1
R2
R3
R4
R5
R6
R7
CLK0
CLK1
VDDOB
CLK2
CLK3
VDDOC
CLK4
CLK5
VDDOD
CLK6
CLK7
SDA
SCL
INTR
OEB
Control
Logic
I
2
C
CLKIN
XA
OSC
XB
Si5351C (20-QFN)
PLL
A
PLL
B
MultiSynth
0
MultiSynth
1
MultiSynth
2
MultiSynth
3
MultiSynth
4
MultiSynth
5
MultiSynth
6
MultiSynth
7
VDDOA
R0
R1
R2
R3
R4
R5
R6
R7
CLK0
CLK1
VDDOB
CLK2
CLK3
VDDOC
CLK4
CLK5
VDDOD
CLK6
CLK7
SDA
SCL
OEB
SSEN
I
2
C
Control
Logic
Rev. 1.0 4/15
Copyright © 2015 by Silicon Laboratories
Si5351A/B/C-B
If you send several identical emojis in a post, only the first one will be displayed.
I found that when I post several emojis in a row, only the first one can be displayed normally. :congratulate::congratulate: {:1_103:}{:1_103:}{:1_103:} There is no problem with different ones:):lovel...
dcexpert Suggestions & Announcements
Urgent request, thank you all masters, I am very grateful, how to transmit digital signals to CPLD through I2C interface?
Urgently asking, thank you all, I am grateful How to transfer digital signals to CPLD through I2C interface? VHDL language is required, not Verilog...
zz2012 FPGA/CPLD
EEWORLD University - How to get started with CC1310 Packet RX/TX examples
How to get started with CC1310 Packet RX/TX examples : https://training.eeworld.com.cn/course/4962...
wanglan123 Talking
430 Power consumption of peripherals
The 430 data sheet does not seem to give the power consumption of each peripheral module, such as USART, TIMER, etc. Does anyone know the specific power consumption of USART, ADC, TIMER, etc. at 1MHz ...
armcu Microcontroller MCU
Moderator, could you provide an example using the chip's internal HSI settings?
Moderator, could you provide an example using the chip's internal HSI settings?...
jingdongbo stm32/stm8
LaunchPad Grace configuration issues
As shown in the figure, launch pad g2553, how to configure the external crystal clock? According to the manual, the 4m crystal oscillator is a high-frequency clock, so it should be configured with XT2...
lidonglei1 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 278  1447  2441  2770  597  6  30  50  56  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号