531SB50M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 531SB50M0000DG

531SB50M0000DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 1; CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

531SB50M0000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531SB50M0000DG	-	-	View	Buy Now

531SB50M0000DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

531SB50M0000DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	50 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	2.5 V
Supply Voltage - Min	2.25 V
Supply Voltage - Max	2.75 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Variable frequency motor drive circuit

Low Q Gain Band Pass Filter Amplifier

Wiring c of leakage protectors with different action modes

Emitter output circuit analysis (a)

High efficiency linear adjustable DC power supply circuit

Toshiba F3SS movement protection circuit

Gesture Control HMI Reference Design with mmWave Sensors and Sitara Processors: [i=s]This post was last edited by Aguilera on 2019-5-13 21:25[/i] [color=rgb(85, 85, 85)][font="][color=rgb(17, 136, 153)][url=http://www.ti.com/cn/lit/pdf/tiduep1][size=5]Gesture Control HMI Referenc...; Aguilera DSP and ARM Processors

What are the similarities, differences and limitations of the memory allocation functions GlobalAlloc/VirtualAlloc/LocalAlloc/HeapAlloc/malloc/new under WINCE?: What are the similarities, differences and limitations of the memory allocation functions GlobalAlloc/VirtualAlloc/LocalAlloc/HeapAlloc/malloc/new under WINCE?...; msucl Embedded System

There is a problem with ads 1.2. If you have used it, please come and take a look.: I want to compile an example with ads1.2, which is about gpio, because it needs to use library functions in linux. I have already put the functions in a folder. How can I include those header files wh...; zhaofengxiao Embedded System

How can I make wince4.2 work in D0 state?: NK is customized by someone else. What values in the registry should I modify for CE to make CE always work in D0 state?...; swayz88 Embedded System

Isn't 430dco 32K? Then why do we need an additional 32k crystal?: I have seen many 8M crystal oscillators with the smallest system version have both pins connected to ground with 22P capacitors. Does this capacitor have a big impact on the frequency if it is 100P? A...; huang91 Microcontroller MCU

Socket connection error, urgent!: On Windows Mobile platform, the connection is started successfully using ConnMgrEstablishConnectionSync, and then Socket is used to connect to Wap gateway "10.0.0.172", but the error 10060 is returned...; abcdtemp Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components