2 outputs fixed at 50MHz, 2 outputs fixed at 25MHz .
Zero PPM synthesis error in all clocks.
Ideal for Network switches.
3.3V operation.
Available in 14-Pin 150mil SOIC
.
PLL 650-07
3
4
5
6
7
12
11
10
9
8
DESCRIPTION
The PLL650-07 is a low cost, low jitter, high
performance clock synthesizer. With PhaseLink’s
proprietary analog Phase Locked Loop techniques, this
device can produce multiple clock outputs from a 25.0MHz
crystal or reference clock. This makes the PLL650-07 an
excellent choice for systems requiring clocking for network
chips and ASICs.
BLOCK DIAGRAM
XIN
XOUT
XTAL
OSC
Phase
Detector
Charge
Pump
+
Loop
Filter
VCO
Post
Divider
2
50MHz
VCO
Divider
2
25MHz
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/03/04 Page 1
PLL650-07
LOW COST Network LAN Clock SOURCE
PIN DESCRIPTIONS
Name
XOUT
XIN
50MHz
25MHz
NC
VDD
GND
VDDA
GNDA
Number
1
14
4,6
8,10
12
3,7
5,9,11
13
2
Type
O
I
O
O
-
P
P
P
P
Description
Crystal output.
25MHz fundamental crystal input (20pF C
L
parallel resonant) or clock input.
50MHz outputs.
25MHz outputs.
No connection.
Power supply.
Ground.
Analog power supply
Analog ground.
Electrical Specifications
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
MIN.
-0.5
-0.5
-65
-40
MAX.
4.6
V
DD
+0.5
V
DD
+0.5
150
85
125
260
2
UNITS
V
V
V
°C
°C
°C
°C
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
*
Note:
Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
2. AC Specifications
PARAMETERS
Input Frequency
Output Rise Time
Output Fall Time
Duty Cycle
Max. Absolute Jitter
Max. Jitter, cycle to cycle
CONDITIONS
0.8V to 2.0V with no load
2.0V to 0.8V with no load
@ 50% V
DD
Short term
MIN.
10
TYP.
25
MAX.
27
1.5
1.5
55
80
UNITS
MHz
ns
ns
%
ps
ps
45
50
±150
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/03/04 Page 2
PLL650-07
LOW COST Network LAN Clock SOURCE
3. DC Specifications
PARAMETERS
Operating Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage At
CMOS Level
Operating Supply Current
Short-circuit Current
Nominal output current
Nominal output current
SYMBOL
V
DD
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
V
OH
I
DD
I
S
I
out
I
out
CONDITIONS
MIN.
2.97
TYP.
V
DD
/2
V
DD
/2
MAX.
3.63
V
DD
/2 - 1
0.8
UNITS
V
V
V
V
V
V
V
V
For all normal input
For all normal input
I
OH
= -25mA
I
OL
= 25mA
I
OH
= -8mA
No Load
CMOS output level
TTL output level
2
2.4
0.4
V
DD
-0.4
35
35
20
±50
40
25
mA
mA
mA
mA
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/03/04 Page 3
PLL650-07
LOW COST Network LAN Clock SOURCE
PACKAGE INFORMATION
14 PIN Narrow SOIC ( mm )
SOIC
Symbol
A
A1
B
C
D
E
H
L
e
Min.
1.35
0.10
0.33
0.19
9.80
3.80
5.80
0.40
1.27 BSC
Max.
1.75
0.25
0.51
0.25
10.00
4.00
6.20
1.27
A1
B
A
C
L
e
D
E
H
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range
PLL650-07 S C
PART NUMBER
TEMPERATURE
C=COMMERCIAL
I=INDUSTRIAL
PACKAGE TYPE
S=SOIC
Order Number
PLL650-07SC-R
PLL650-07SC
Marking
P650-07SC
P650-07SC
Package Option
SOIC - Tape and Reel
SOIC - Tube
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information
furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said
information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the
express written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
[i=s] This post was last edited by Gongkong Junior Apprentice on 2018-3-23 09:46 [/i] I have just started learning PADS. How do I flip the PCB board in PADS (just like AD software, shortcut key V+B, i...
Is the Bootloader in ARM equivalent to the Bios in a PC? If so, what is the equivalent of the code that starts the system before entering the bootloader in ARM?...
The project requires sampling of digital signals, which are composed of a clock signal and a digital signal. Generally, the digital signal is sampled at the edge of the clock signal (such as the risin...
Please help me save my child's course design and modify the program. Thank you. [align=left][size=12.0pt]#include[/size][/align][align=left][size=12.0pt]#define uchar unsigned char[/size][/align][alig...
msp430g2553 needs to sample voltage and current and perform related phase-locked operations, but only the first phase-locked operation can work properly. The second one cannot work properly. If the fi...
Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
This program is written to simulate the serial port hardware mechanism. When used, a timed interrupt can be set with a time interval of 1/4 baud rate. The receiving function is called once for ea...[Details]
1. Circuit composition
The whole circuit consists of two parts:
1. Power saving control circuit
As shown in the figure below. Including delay circuit and drive circuit.
(1) Delay ci...[Details]
1. Introduction
With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
Converged processors meet scalability requirements
In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
introduction
In the discharge process of tokamak plasma physics, the study of rupture and sawtooth is of great significance. Rupture and sawtooth exist in most tokamaks. Rupture is a notew...[Details]
introduction
For the voltage regulator modules (VRMs) that power the latest computer central processing units (CPUs), power supply designers have historically used multiphase interleaved b...[Details]
DSP (digital signal processor) is used more and more frequently in today's engineering applications. There are three main reasons for this: first, it has powerful computing power and is capable of ...[Details]
The data collector of the automatic weather station is generally designed based on a single-chip microcomputer or a PC/104 bus controller. It has the characteristics of good compatibility with PC, low...[Details]
AD8205 is
a single-supply high-performance differential
amplifier
launched by
Analog
Devices of the United States
. The typical single-supply voltage is 5V, and its common-mode volta...[Details]
1. Background:
The instrument system parameter detection and control of the chemical production workshop of Tangshan Coal Gas Coking Plant are all analog instruments, some of which are eve...[Details]
LED lamps and bulbs are now rapidly replacing incandescent, halogen and CFL (compact fluorescent lamp) light sources in many general lighting applications. Flyback DC/DC converters are the power su...[Details]
VP2188 is a color STN LCD module produced by Jingdian Pengyuan. This module is a dot matrix transmissive color STN display screen with a color scale of 65 k colors and white LED backlight. Its core...[Details]
OC faults may be the most frequent and the most frequent of all faults in the inverter. They alarm during the startup process, during the shutdown process, during operation, and even when powered o...[Details]
hint:
The number of speakers and their spacing limit the sound field of a portable stereo system.
Spatial audio attempts to artificially recreate the experience of listening to sounds i...[Details]
Analog electronics
京公网安备 11010802033920号
EEWORLD
