up enables output by default if pin is not connected to low.
Crystal input pin.
Crystal output pin.
Not connected.
Ground pin.
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage Range
Input Voltage Range
Output Voltage Range
Soldering Temperature
Storage Temperature
Ambient Operating Temperature
T
S
-65
0
SYMBOL
V
CC
V
I
V
O
MIN.
MAX.
7
V
CC
+
0.5
V
CC
+
0.5
260
150
70
UNITS
V
V
V
°C
°C
°C
-
0.5
-
0.5
-
0.5
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other con-
ditions above the operational limits noted in this specification is not implied.
2. AC Specification
PARAMETERS
Input Frequency
Output Frequency
Output Rise Time
Output Fall Time
Duty Cycle
0.8V to 2.0V with no load
2.0V to 0.8V with no load
At VDD/2
45
50
CONDITIONS
MIN.
12
48
TYP.
MAX.
24
96
1.5
1.5
55
UNITS
MHz
MHz
ns
ns
%
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 07/13/01 Page 2
Preliminary for proposal
PLL602-41
Low Phase Noise CMOS XO (48MHz to 96MHz)
3. Jitter and Phase Noise specification
PARAMETERS
Period jitter RMS
CONDITIONS
With capacitive decoupling
between VDD and GND.
VIN = 3.3V
With capacitive decoupling
between VDD and GND.
Over 10,000 cycles.
VIN = 3.3V
100Hz offset, VIN = 3.3V
1kHz offset, VIN = 3.3V
10kHz offset, VIN = 3.3V
100kHz offset, VIN = 3.3V
MIN.
TYP.
TBM
MAX.
UNITS
ps
Accumulated jitter RMS
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
Phase Noise relative to carrier
TBM
-101
-127
-137
-137
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
4. DC Specification
PARAMETERS
Operating Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage At
CMOS Level
Operating Supply Current
Short-circuit Current
Input Capacitance
SYMBOL
VDD
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
V
OH
I
DD
I
S
C
IN
CONDITIONS
MIN.
3.135
2
TYP.
MAX.
3.465
0.8
UNITS
V
V
V
V
V
V
V
V
For XIN pin
For XIN pin
I
OH
= -25mA
I
OL
= 25mA
I
OH
= -8mA
No Load
OE, Select Pins
(VDD/2)
+
1
2.4
VDD/2
VDD/2
(VDD/2)
−
1
0.4
VDD-0.4
35
±120
5
mA
mA
pF
5. Crystal Specifications
PARAMETERS
Crystal Resonator Frequency
Crystal Loading Capacitance Rating
Driving power
ESR
R
S
SYMBOL
F
XIN
C
L
(xtal)
MIN.
12
TYP.
MAX.
24
UNITS
MHz
pF
mW
TBD
1
25
Ω
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 07/13/01 Page 3
Preliminary for proposal
PLL602-41
Low Phase Noise CMOS XO (48MHz to 96MHz)
PACKAGE INFORMATION
8 PIN ( dimensions in mm )
Narrow SOIC
Symbol
A
A1
B
C
D
E
H
L
e
Min.
1.47
0.10
0.33
0.19
4.80
3.80
5.80
0.38
Max.
1.73
0.25
0.51
0.25
4.95
4.00
6.20
1.27
1.27 BSC
Min.
-
0.05
0.19
0.09
2.90
4.30
6.20
0.45
TSSOP
Max.
1.20
0.15
0.30
0.20
3.10
4.50
6.60
0.75
0.65 BSC
A1
B
e
C
L
A
D
E
H
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991
The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range
PART NUMBER
PLL602-41 X C
PART NUMBER
TEMPERATURATURE
C=COMMERCIAL
M=MILITARY
I=INDUSTRAL
PACKAGE TYPE
S=SOIC, O=TSSOP, D=DIE
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information fur-
nished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said
information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the ex-
press written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
[i=s]This post was last edited by CokezzZ on 2021-6-2 15:15[/i]Create a new project folder
Create a folder named LED to store the project files, and then create two folders in it. The Listing folder i...
Those engineers who complained that PSoC1 was too simple can finally relax their frowns - Cypress recently held a product launch conference in Beijing, claiming it was the "most important one in the p...
The development board used to be WINCE4.2 and the application was CF1.1, which ran normally. Now it has been upgraded to WINCE6.0 and the application is CF3.5, which is obviously much slower. At first...
I would like to ask whether to burn BOOT.BIN+NK.BIN files or BOOT.NB0+NK.NB0 files in WINCE? What is the difference between BIN files and NB0 files? Can someone explain it in detail? Please....
[color=#000][size=12px][font=微软雅黑]Does the TM4C129X chip have a built-in bootloader in the ROM? Can it be booted directly, or do I need to write a bootloader myself? [/font][/size][/color]...
I use pc104 and want to develop a program using its serial port, but a strange phenomenon occurs: if I use ioctl (....SIO_HW_SET....) to set the parity bit, stop bit, etc. of the serial port, I cannot...
stm32/stm8
京公网安备 11010802033920号
EEWORLD
