EEWORLDEEWORLDEEWORLD

Part Number

Search

HDMP-0421

Description
Port Bypass Circuits for Fibre Channel Arbitrated Loop Standard and its Extensions
CategoryWireless rf/communication    Telecom circuit   
File Size152KB,12 Pages
ManufacturerHP(Keysight)
Websitehttp://www.semiconductor.agilent.com/
Download Datasheet Parametric View All

HDMP-0421 Overview

Port Bypass Circuits for Fibre Channel Arbitrated Loop Standard and its Extensions

HDMP-0421 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHP(Keysight)
Parts packaging codeSSOP
package instructionSSOP, SSOP24,.3
Contacts24
Reach Compliance Codeunknow
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length8.2 mm
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP24,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Maximum seat height2 mm
Nominal supply voltage3.3 V
surface mountYES
technologyBIPOLAR
Telecom integrated circuit typesTELECOM CIRCUIT
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width5.3 mm
Port Bypass Circuits for Fibre
Channel Arbitrated Loop
Standard and its Extensions
Technical Data
Features
• Supports ANSI X3T11
1.0625 Gbps FC-AL Loop
Configuration
• Supports 802.3z 1.25 Gbps
Gigabit Ethernet (GE) Rates
Single PBC, CDR, Dual
Signal Detect (SD) in a
Single Package
• Bidirectional, Symmetric
Bypass Capability
• CDR in Bypass Path and
Loop Path
• CDR Location Determined
by Wiring Configuration of
Pins on PCB (Patent
Pending)
• Envelope Detect on Cable
Input (SD) for Both
Directions
• Equalizers On All Inputs
• High Speed PECL I/Os
Referenced to V
CC
• Buffered Line Logic (BLL)
Outputs without External
Bias Resistors
• 0.4 W Typical Power at
V
CC
= 3.3 V
• 5 V Tolerant LVTTL I/O
• 24 Pin SSOP Package
HDMP-0421 Single
PBC & CDR
Description
The HDMP-0421 is a Single Port
Bypass Circuit (PBC) with Clock
and Data Recovery (CDR), and
dual Signal Detect (SD) capability.
This configuration will control
jitter accumulation while repeating
incoming signals. Port Bypass
Circuits are used to provide loops
that are continuously on in hard
disk arrays constructed in Fibre
Channel Arbitrated Loop (FC-AL)
configurations. Hard disks may be
pulled out or swapped while other
disks in the array are available to
the system. This device may also
be used in multi-initiator loop
configurations.
A Port Bypass Circuit is a 2:1
Multiplexer array with two modes
of operation: DISK IN LOOP and
DISK BYPASSED. In DISK IN
LOOP mode, the loop goes into
and out of the disk drive. Data go
from the HDMP-0421’s
TO_NODE[n]± differential output
pins to the Disk Drive Transceiver
IC (for example, an HDMP-1536A)
Rx± differential input pins. Data
from the Disk Drive Transceiver
IC Tx± differential output pins go
to the HDMP-0421’s
FM_NODE[n]± differential input
pins. Figures 4 and 5 show
connection diagrams for disk drive
array applications. In DISK
BYPASSED mode, the disk drive is
either absent or non-functional
and the loop bypasses the hard
disk. DISK IN LOOP mode is
enabled with a HIGH on the
BYPASS[n]– pin and DISK
BYPASSED mode is enabled with a
LOW on the same pin.
Multiple HDMP-0421s may be
cascaded or connected to other
members of the HDMP-04xx
family through the FM_LOOP and
TO_LOOP pins to create loops for
arrays of disk drives. See Table 2
to identify which of the two cells
(0:1) will provide FM_LOOP,
TO_LOOP pins (cell connected to
cable). ALL TO_NODE outputs of
the HDMP-0421 are of equal
strength. Combinations of
HDMP-04xx may be utilized to
accommodate any number of hard
disks.
The HDMP-0421 may also be used
as a pair of 1=>1 buffers, one
with a CDR and another without.
For example, HDMP-0421 may be
placed in front of a CMOS ASIC to
clean the jitter of the outgoing
signal (CDR path) and to better
read the incoming signal (CDR-
less path).
Applications
• RAID, JBOD Cabinets
• 1=>1 Gigabit Serial Buffer
Pair (with and w/o CDR)
• Multi-Initiator Loops
I bought two Launchpad boards, but the serial ports can only go up but not down.
I bought two Launchpad boards, and the serial ports can only go up but not down, that is, the serial port data can go from MCU->PC, but not from PC->MCU. I used the Serial Port Debug Assistant to send...
helloxieyu Microcontroller MCU
ARM9-based speech processing system hardware and software design (partial information)
Embedded system refers to the operating system and functional software inherited from the computer hardware system. In simple terms, it is the integration of the system's application software and the ...
X战警 ARM Technology
C2000 Control stepper motor direction and speed C program ideas
Just as the title says......
喜鹊王子 Microcontroller MCU
#Meet friends by disassembling#--Disassembling a 15V switching power supply module
#Meet friends through disassembly#--Disassembling a 15V switching power supply module[/align][align=left] [/align][align=left]Today I will disassemble a switching power supply module with 100-240V inp...
我不懂 Making friends through disassembly
50 simple circuit diagrams
If you happen to see it, upload it and share it....
烟雨 MCU
Design of image rotation based on FPGA
Request an algorithm...
初末901102 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 870  1257  1483  1023  808  18  26  30  21  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号