531AB200M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 531AB200M000DG

531AB200M000DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 1; CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

531AB200M000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531AB200M000DG	-	-	View	Buy Now

531AB200M000DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

531AB200M000DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	200 MHz
Frequency Stability	31.5 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Several practical circuit resistor-capacitor voltage reduction principles

High Q Band Pass Filter Amplifier

Color TV brightness limiting circuit

DC motor starting control circuit using rheostat

CW61100E/CW61125E ordinary lathe electrical schematic circuit

TA8211AH power amplifier circuit

New Driving Force MM32F031 Development Board Review: Use of Peripheral PWM and UART: [i=s] This post was last edited by I Love Download on 2018-10-22 13:45 [/i] [align=left][b][font=等线Light][size=5][color=#000000] Evaluation of the use of peripheral units pwm and uart [/color][/size][...; 我爱下载 Motor Drive Control（Motor Control）

NAND Flash Problems: I am a beginner in NAND flash, and I don't understand a few things. 1. What is the relationship between the concepts of chip, die, bank, zone, block, page, etc. in NAND flash, and what are their speci...; ywdxll Embedded System

Microcontroller Problems: I am not an electronics major and don't know much about electronics, especially analog electronics. How should I learn microcontrollers under such conditions? Do I need to learn analog electronics?...; binghai1029 Embedded System

RTL buffer insertion and fault classification techniques that facilitate verification of untested functionality: At present, the design cycle of integrated circuits is required to be shorter, but the scale is larger and the structure is more complex. Improving the test coverage of chips has become one of the foc...; lhy FPGA/CPLD

printf has an impact on serial communication: I made a serial communication program under Linux and found a strange phenomenon. We used serial port 0 for communication, so we have turned off the option of serial port 0 as a control terminal - tha...; 辛昕 Linux and Android

Download the excellent Altera Nios book from entry to mastery: Excellent Altera + Nios from entry to mastery book download, hardware circuit board analysis, example analysis and program...; jqjszxd FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components