EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS843252

Description
680 MHz, OTHER CLOCK GENERATOR, PDSO16
Categorysemiconductor    The embedded processor and controller   
File Size188KB,15 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Parametric Compare View All

ICS843252 Overview

680 MHz, OTHER CLOCK GENERATOR, PDSO16

ICS843252 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals16
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.46 V
Minimum supply/operating voltage3.14 V
Rated supply voltage3.3 V
Processing package description4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingMATTE TIN
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
Microprocessor typeOTHER CLOCK GENERATOR
Maximum FCLK output frequency680 MHz
Rated master clock crystal frequency27.2 mHz
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843252
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER
F
EATURES
• Two 3.3V differential LVPECL output pairs
• Using a 19.53125MHz or 25MHz crystal, the two output
banks can be independently set for 625MHz, 312.5MHz,
156.25MHz or 125MHz
• Crystal oscillator interface
• VCO range: 490MHz to 680MHz
• RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz):
0.47ps (typical)
• Full 3.3V supply mode
• 0°C to 70°C ambient operating temperature
• Industrial temperature available upon request
• Available in both standard and lead-free RoHS-compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS843252 is a 2 differential output LVPECL
Synthesizer designed to generate Ethernet refer-
HiPerClockS™
ence clock frequencies and is a member of the
HiPerClocks™ family of high performance clock
solutions from ICS. Using a 19.53125MHz or
25MHz, 18pF parallel resonant crystal, the following frequen-
cies can be generated based on the settings of 4 frequency
select pins (SEL[A1:A0], SEL[B1:B0]): 625MHz, 312.5MHz,
156.25MHz, and 125MHz.
IC
S
The two banks have their own dedicated frequency select
pins and can be independently set for the frequencies
mentioned above. The ICS843252 ICS’ 3rd generation
low phase noise VCO technology and can achieve 1ps or
lower typical rms phase jitter, easily meeting Ethernet
jitter requirements. The ICS843252 is packaged in a small
16-pin TSSOP package.
B
LOCK
D
IAGRAM
SELA[0:1}
Pullup
2
00
01
10
11
00
01
10
11
÷1
÷2
÷3
÷4
(default)
÷2
÷4
÷5
÷8
(default)
P
IN
A
SSIGNMENT
nQB
QB
V
CCO
_
B
SELB1
SELB0
V
CCO
_
A
QA
nQA
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XTAL_IN
XTAL_OUT
V
EE
SELA1
SELA0
V
CC
V
CCA
FB_SEL
QA
nQA
XTAL_IN
XTAL_OUT
OSC
Phase
Detector
VCO
490MHz - 680MHz
QB
nQB
Feedback Divider
0 = ÷25
(default)
1 = ÷32
ICS843252
16-Lead TSSOP
4.4mm x 5.0mm x 0.92mm
package body
G Package
Top View
FB_SEL
Pulldown
SELB[0:1}
Pullup
2
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
843252AG
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 9, 2005
1

ICS843252 Related Products

ICS843252 ICS843252AG ICS843252AGLF ICS843252AGT ICS843252AGLFT
Description 680 MHz, OTHER CLOCK GENERATOR, PDSO16 680 MHz, OTHER CLOCK GENERATOR, PDSO16 680 MHz, OTHER CLOCK GENERATOR, PDSO16 680 MHz, OTHER CLOCK GENERATOR, PDSO16 680 MHz, OTHER CLOCK GENERATOR, PDSO16
Number of functions 1 1 1 1 1
Number of terminals 16 16 16 16 16
Maximum operating temperature 70 Cel 70 Cel 70 Cel 70 Cel 70 Cel
Minimum operating temperature 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel
Maximum supply/operating voltage 3.46 V 3.46 V 3.46 V 3.46 V 3.46 V
Minimum supply/operating voltage 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V
Rated supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Processing package description 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16 4.40 × 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
state ACTIVE ACTIVE ACTIVE ACTIVE TRANSFERRED
packaging shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR Rectangle
Package Size SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount Yes Yes Yes Yes Yes
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal spacing 0.6500 mm 0.6500 mm 0.6500 mm 0.6500 mm 0.6500 mm
Terminal location DUAL DUAL DUAL DUAL pair
Packaging Materials PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY Plastic/Epoxy
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Microprocessor type OTHER CLOCK GENERATOR OTHER CLOCK GENERATOR OTHER CLOCK GENERATOR OTHER CLOCK GENERATOR Other clock generators
Maximum FCLK output frequency 680 MHz 680 MHz 680 MHz 680 MHz 680 MHz
Rated master clock crystal frequency 27.2 mHz 27.2 mHz 27.2 mHz 27.2 mHz 27.2 mHz
Lead-free Yes Yes Yes Yes -
EU RoHS regulations Yes Yes Yes Yes -
terminal coating MATTE TIN MATTE TIN MATTE TIN MATTE TIN -
Safety considerations in mobile power design
[color=#333333] Using the wrong battery under the wrong conditions can cause failure and explosion. Careful design will prevent accidents such as battery rupture and explosion, and reduce the risk of ...
qwqwqw2088 Analogue and Mixed Signal
power supply
[i=s]This post was last edited by paulhyde on 2014-9-15 03:15[/i] Is there anyone who has successfully boosted the voltage? ? ?...
萧梦 Electronics Design Contest
2.4G antenna design
1. Get the initial value according to the formula:Where,2. Antenna shape design:3. Antenna characteristic adjustment...
dontium RF/Wirelessly
[Low Power] Altera Stratix III series high-performance FPGA power consumption can be reduced by 50%
Altera recently released the Stratix III FPGA series, which has the lowest power consumption among the industry's high-density, high-performance programmable logic devices. Stratix III FPGA uses TSMC'...
hangsky FPGA/CPLD
What are you doing on Chinese Valentine's Day? Hahaha
The weather is nice today. Have single people been abused when they go out?...
lsl040 Talking
Zhongembedded Academy (Zhongembedded Education) - Embedded Linux Driver and Kernel Development - Premium Courses
Zhongqian College (Zhongqian Education) - Embedded Linux Driver and Kernel Development - High-quality Course Summer Class is now open for enrollment! Congratulations! Zhongqian Education has upgraded ...
yqw001 Linux and Android

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 559  256  1785  980  1138  12  6  36  20  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号