EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS843252AG-04T

Description
FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR
File Size150KB,12 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS843252AG-04T Overview

FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843252-04
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-
3.3V LVPECL C
LOCK
G
ENERATOR
F
EATURES
Two differential 3.3V LVPECL output
Crystal oscillator interface designed for
18pF parallel resonant crystals
Crystal input frequency range: 19.33MHz - 30MHz
Output frequency range: 145MHz - 187.5MHz
VCO frequency range: 580MHz - 750MHz
RMS phase jitter at 156.25MHz (1.875MHz - 20MHz):
0.39ps (typical)
3.3V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in both standard and lead-free compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS843252-04 is a 10Gb/12Gb Ethernet
Clock Generator and a member of the
HiPerClockS™
HiPerClocks
TM
family of high perfor mance
devices from ICS. The ICS843252-04 can
synthesize 10 Gigabit Ethernet and 12 Gigabit
Ethernet with a 25MHz crystal. It can also generate SATA
and 10Gb Fibre Channel reference clock frequencies with
the appropriate choice of crystals. The ICS843252-04 has
excellent phase jitter performance and is packaged in a
small 16-pin TSSOP, making it ideal for use in systems with
limited board space.
IC
S
C
ONFIGURATION
T
ABLE
Crystal Frequency
(MHz)
25
25
WITH
25MH
Z
C
RYSTAL
Inputs
Feedback VCO Frequency
Divide
(MHz)
30
750
25
WITH
N Output Divide
4
4
Output Frequency
(MHz)
187.5
156.25
Application
12 Gigabit Ethernet
10 Gigabit Ethernet
625
C
ONFIGURATION
T
ABLE
Crystal Frequency
(MHz)
20
21.25
24
25.5
30
S
ELECTABLE
C
RYSTALS
N Output Divide
4
4
4
4
4
Output Frequency
(MHz)
150
159.375
150
159.375
187.5
Application
SATA
10 Gigabit Fibre Channel
SATA
10 Gigabit Fibre Channel
12 Gigabit Ethernet
Inputs
Feedback VCO Frequency
Divide
(MHz)
30
600
30
25
25
25
637.5
60 0
637.5
750
B
LOCK
D
IAGRAM
OE
nPLL_SEL
REF_CLK
Pullup
Pulldown
P
IN
A
SSIGNMENT
D
Q
LE
nQ1
Q1
V
CCO
OE
nPLL_SEL
V
CCO
Q0
nQ0
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XTAL_IN
XTAL_OUT
V
EE
REF_CLK
CLK_SEL
V
CC
V
CCA
FREQ_SEL
Pulldown
1
1
XTAL_IN
OSC
XTAL_OUT
CLK_SEL
Pulldown
0
Phase
Detector
VCO
580MHz-750MHz
DIV. N
÷4
0
Q0
nQ0
Q1
nQ1
ICS843252-04
16-Lead TSSOP
4.4mm x 5.0mm x 0.92mm
package body
G Package
Top View
0 = ÷25
(default)
1 = ÷30
FREQ_SEL
Pulldown
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
843252AG-04
www.icst.com/products/hiperclocks.html
REV. A JANUARY 25, 2006
1

ICS843252AG-04T Related Products

ICS843252AG-04T 43252A04 ICS843252-04 ICS843252AG-04 3252A04L ICS843252AG-04LF ICS843252AG-04LFT
Description FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR
Application sample + my application experience, summarized
The multi-parameter debugging signal source DIY activity requires eight samples in total, but ADI only allows four samples to be applied for each time. I was free at home today, so I applied for four ...
exiao ADI Reference Circuit
CPLD has no reset signal input, how to generate a reset signal using code
Is it possible to use code to generate a reset signal that lasts for a certain period of time when the CPLD is powered on?...
hzfywht FPGA/CPLD
iar ewarm 6.10.1 cracked version
iar ewarm 6.10.1 cracked version is composed of iar ewarm 6.10.1 official original file plus registration machine. After installing the original file, run the registration machine to register...
aa0613 Microcontroller MCU
【Cyclone V Evaluation Board】 -- How to update the board
The Cyclone V evaluation board has update routines in the firmware, including the Nios II embedded processor, Ethernet MAC , and HTML web service. When SW3.3 is turned to off (1) , the update process ...
dontium FPGA/CPLD
Newbie asks for advice on the timing problem of msp430 timer
#includevoid main(void) int i=0; WDTCTL =WDTPW+WDTHOLD; P2DIR = 0X01;P2OUT = 0X01; P3DIR = 0X01;P3OUT = 0X01; P1DIR = 0X01;P1OUT = 0X01; //Set P1 port direction to outputwhile(i10) { TA0CCR0=32768; //...
...1234 MCU
Question: Does msp430 have this?
Does TI have a library for this MCU like ST? If not, is there a pre-written one online? It would be difficult to write it yourself, right?...
小营七郎 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 605  1827  2578  503  2741  13  37  52  11  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号