BT8222EPFF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> BT8222EPFF

BT8222EPFF: DescriptionATM Transmitter/Receiver with UTOPIA Interface; CategoryWireless rf/communication Telecom circuit; File Size916KB，161 Pages; ManufacturerCONEXANT; Websitehttp://www.conexant.com/

Download Datasheet Parametric Compare View All

BT8222EPFF Overview

ATM Transmitter/Receiver with UTOPIA Interface

BT8222EPFF Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	QFP, QFP160,1.2SQ
Contacts	160
Reach Compliance Code	compli
app	ATM;SDH;SONET
JESD-30 code	S-PQFP-G160
JESD-609 code	e0
length	28 mm
Number of functions	1
Number of terminals	160
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP160,1.2SQ
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.2 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	ATM/SONET/SDH TRANSCEIVER
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	28 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CN8223

ATM Transmitter/Receiver with UTOPIA Interface

The CN8223 ATM Transmitter/Receiver with UTOPIA Level 1 interface provides a

single-access ATM service termination for User-to-Network (UNI) and

Network-to-Network Interfacing (NNI) in conformance with ATM Forum UNI and NNI

Specification 94/0317; Bellcore Specifications TR-TSV-000772, TR-TSV-000773,

TR-NWT-000253, and T1S1/92-185; ITU Recommendations I.432, G.707, G.751,

G.832, and Q.921; and ETSI prETS 300 213 and 300 214. Both Customer Premise

Equipment (CPE) and switching system interface functions are provided. The CN8223

provides DS1, E1, DS3, E3, E4, STS-1, and STS-3c (and STM-1) ATM cell alignment

functions. The system interface is via a parallel FIFO port or UTOPIA interface. In

addition, the CN8223 terminates the operations and maintenance flows F1, F2, and F3.

The CN8223 provides four FIFO port interfaces and one UTOPIA interface. Each

receiver port can be programmed with a particular Virtual Channel Identifier/Virtual

Path Identifier (VCI/VPI) address for message routing. VCI/VPI pages can also be

selected via masking registers.

The microprocessor can set control registers for insertion of selected header fields

by the transmitter on an individual port basis. The microprocessor can also control

insertion of all overhead and can insert errors in selected fields for test equipment

applications.

Distinguishing Features

•

Integrates 7 line framers with ATM

layer processing according to ATM

Forum UNI and NNI Specifications

UTOPIA Level 1 interface

Internal framers for DS3, E3 (G.751,

G.832), E4 (G.832), STS-1, STS-3c,

STM-1

PLCP and G.804 HEC cell alignment

for all data rates from 1.544 Mbps to

155 Mbps

Direct interface to TAXI

or external

T1/E1 framers

ATM and SMDS cell modes

4 FIFO ports with header screening,

formatting, and transmit priority

controls

Idle cells generated and screened

Statistics counts latched on

one-second intervals

Error detection and insertion

Option insertion or generation of all

line and cell overhead

Serial or parallel line interface

Available evaluation module

reference design and software

Supports Automatic Protection

Switching (APS)

•

Functional Block Diagram

Microprocessor

Address

Data

Bus

Cell

FIFO

Microprocessor

Data

HDLC

Data

Link

Line Overhead

•

Port

Control

4-Port

FIFO

Interface

Microprocessor

Interface

52 Control Registers

28 Status Registors

Applications

UTOPIA

or FIFO

Interface

Framers

Cell

Generation

Rate

Control

Cell

Alignment

HEC or

PLCP

DS3

E3 (G.751)

E3 (G.832)

STS-1

E4 (G.832)

STS-3c

STM-1

TAXI

8223_042

•

WAN equipment

ATM switches

Test equipment

ATM routers and hub

ATM

UNI

Header

Filter

Cell

Validation

ATM Layer

Physical Framing

Data Sheet

100046C

March 8, 2000

Ordering Information

Generic Part

Number

Bt8222EPFE

Bt8222EPFF

CN8223EPF

Operating

Temperature

–40

C to 85

–40

C to 85

–40

C to 85

Package

Description

160-pin PQFP

Part Number

28222-13

28222-14

28233-11

Reduced Features

—

The CN8223 is based on the Bt8222

device. The only change from the

Bt8222 to the CN8223 is the TTL

I/O pad ring. The I/O structure

allows the CN8223 to function in a

3.3/5 V environment. No new

features, errata fixes, etc., have

been added to the CN8223 other

than TTL threshold inputs.

Conexant Systems, Inc.

Information in this document is provided in connection with Conexant Systems, Inc. (“Conexant”) products. These materials are

provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no

responsibility for errors or omissions in these materials. Conexant may make changes to specifications and product descriptions at

any time, without notice. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for

conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as

provided in Conexant’s Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING

TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A

PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTIAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY

PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE

ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE

MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL

DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE

OF THESE MATERIALS.

Conexant products are not intended for use in medical, life saving or life sustaining applications. Conexant customers using or selling

Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages

resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant™, the Conexant C™ symbol, and “What’s Next in

Communications Technologies”™. Product names or services listed in this publication are for identification purposes only, and may be

trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, please consult Conexant’s disclaimer information posted at

www.conexant.com

which is

incorporated by reference.

Reader Response:

Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and

suggestions to

conexant.tech.pubs@conexant.com.

For technical questions, contact your local Conexant

sales office

or field

applications engineer.

100046C

Conexant

Table of Contents

List of Figures

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii

List of Tables

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix

1.0

Product Description

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

1.1

1.2

Block Diagram

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

CN8223 Features

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3

1.2.1

1.2.2

1.2.3

1.2.4

1.2.5

1.3

1.3.1

1.3.2

1.3.3

1.3.4

1.4

1.4.1

1.4.2

1.4.3

1.5

1.5.1

1.5.2

1.5.3

1.6

1.7

1.8

1.9

Internal Framers

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

UTOPIA Port

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Programmable Parity Protection

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Test and Diagnostic Functions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Microprocessor Interface Features

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1-3

1-4

Line Framing Functions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

Interfaces

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

Line Loopback

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

BIP-8 Code

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

Alarm Detection/Generation

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

Cell Generation Functions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-9

Tx Rate Control

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-9

Cell Validation Functions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-9

UTOPIA Mode

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10

FIFO Ports

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10

ATM Interface

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-11

ATM Cell Processing Functions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8

FIFO Port/UTOPIA Interface

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10

Line Interface Applications

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-12

CN8223 Versions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-13

CN8223 Applications

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-14

1.8.1

CN8223 as a DS3 or E3 G.751 Framer without ATM Cell Delineation

. . . . . . . . . . . . . . . . 1-16

Logic Diagram

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-17

1.10 Pin Definitions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-19

10046C

Conexant

iii

CN8223

ATM Transmitter/Receiver with UTOPIA Interface

2.7

Table of Contents

FIFO Port/UTOPIA Interface

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-37

2.7.1

2.7.2

2.7.3

2.7.4

FIFO Interface Inputs and Outputs

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-37

Transmit Port Priority Mechanism

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-40

Transmit Rate Shaping Control

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-41

Receive Port Addressing.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-41

2.7.4.1

Header Screening

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-42

2.7.4.2

Output Screening

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-42

UTOPIA Interface

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-43

FEAC Channel Transmitter

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-44

FEAC Channel Receiver

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-45

HDLC Data Link Transmitter

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-45

2.8.3.1

Sending a Message

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-46

2.8.3.2

Aborting a Message

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-47

2.8.3.3

Transmitter Interrupts

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-47

2.8.3.4

Transmitter Control Example

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-48

HDLC Data Link Receiver

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-48

2.8.4.1

Receiver Operation

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-49

2.8.4.2

Receiver Interrupts

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-50

Receiver Response Example

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-51

2.7.5

2.8

2.8.1

2.8.2

2.8.3

FEAC Channel and HDLC Data Link Programming

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-44

2.8.4

2.8.5

3.0

Registers

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

3.1

3.2

3.3

Registers Overview

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Control Register Overview

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2

Configuration Control Registers

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4

0x00—CONFIG_1 (Configuration Control Register 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4

0x01—CONFIG_2 (Configuration Control Register 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-7

0x02—CONFIG_3 (Configuration Control Register 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-9

0x29—CONFIG_4 (Configuration Control Register 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-10

0x31—CONFIG_5 (Configuration Control Register 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

0x2B—UTOPIA_1 (Utopia Port Control Register 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-12

0x2C—UTOPIA_2 (Utopia Port Control Register 2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-13

3.4

Transmit Control Registers

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14

0x03—TXFEAC_ERRPAT (Transmit FEAC/Error Pattern Register) . . . . . . . . . . . . . . . . . . . . . . . . .

0x60—DL_CTRL_STAT (HDLC Data Link Control and Status Register) . . . . . . . . . . . . . . . . . . . . .

0x04–0x07—CELL_GEN_x (Cell Generation Control Registers) . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x08—TX_RATE_23 (Transmit Rate Control Register) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x09—TX_RATE_01 (Transmit Rate Control Register) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x0A—TX_IDLE_12 (Transmit Idle Header Register) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x0B—TX_IDLE_34 (Transmit Idle Header Register) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x2A—IDLE_PAY (Transmit Idle Cell Payload Register) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

0x0C–0x13—TX_HDRx_12, TX_HDRx_34 (Transmit Header Registers) . . . . . . . . . . . . . . . . . . . .

3-14

3-15

3-16

3-17

3-18

100046C

Conexant

BT8222EPFF Related Products

	BT8222EPFF	28222-13	CN8223EPF	BT8222EPFE
Description	ATM Transmitter/Receiver with UTOPIA Interface	ATM Transmitter/Receiver with UTOPIA Interface	ATM Transmitter/Receiver with UTOPIA Interface	ATM Transmitter/Receiver with UTOPIA Interface
Is it Rohs certified?	incompatible	-	incompatible	incompatible
Parts packaging code	QFP	-	QFP	QFP
package instruction	QFP, QFP160,1.2SQ	-	QFP, QFP160,1.2SQ	QFP, QFP160,1.2SQ
Contacts	160	-	160	160
Reach Compliance Code	compli	-	unknow	compli
app	ATM;SDH;SONET	-	ATM;SDH;SONET	ATM;SDH;SONET
JESD-30 code	S-PQFP-G160	-	S-PQFP-G160	S-PQFP-G160
JESD-609 code	e0	-	e0	e0
length	28 mm	-	28 mm	28 mm
Number of functions	1	-	1	1
Number of terminals	160	-	160	160
Maximum operating temperature	85 °C	-	85 °C	85 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	-	QFP	QFP
Encapsulate equivalent code	QFP160,1.2SQ	-	QFP160,1.2SQ	QFP160,1.2SQ
Package shape	SQUARE	-	SQUARE	SQUARE
Package form	FLATPACK	-	FLATPACK	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	-	5 V	5 V
Certification status	Not Qualified	-	Not Qualified	Not Qualified
Maximum seat height	4.2 mm	-	4.2 mm	4.2 mm
Nominal supply voltage	5 V	-	5 V	5 V
surface mount	YES	-	YES	YES
technology	CMOS	-	CMOS	CMOS
Telecom integrated circuit types	ATM/SONET/SDH TRANSCEIVER	-	ATM/SONET/SDH TRANSCEIVER	ATM/SONET/SDH TRANSCEIVER
Temperature level	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	-	GULL WING	GULL WING
Terminal pitch	0.65 mm	-	0.65 mm	0.65 mm
Terminal location	QUAD	-	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
width	28 mm	-	28 mm	28 mm

Recommended Resources

Ultrasonic remote control transmitter

Switching power supply circuit using TEA2260-61 and TEA5170 combination

Transistor audio amplifier circuit with DC coupling

Automatic lighting controller circuit diagram for car parking lot

Circuit that simulates dog barking

Single precision function waveform generator circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components